HARRIS SEMICONDUCTOR

RFD14N06, RFD14N06SM, RFP14N06

14A, 60V, Avalanche Rated N-Channel Enhancement-Mode Power MOSFETs (MegaFETs)

June 1995

Features

- 14A, 60V
- $r_{DS(ON)}$ = 0.100Ω
- *Temperature Compensating* PSPICE Model
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- +175°C Operating Temperature

Description

The RFD14N06, RFD14N06SM, and RFP14N06 N-channel power MOSFETs are manufactured using the MegaFET process. This process which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, and relay drivers. These transistors can be operated directly from integrated circuits.

PACKAGING AVAILABILITY

PART NUMBER	PACKAGE	BRAND
RFD14N06	TO-251AA	F14N06
RFD14N06SM	TO-252AA	F14N06
RFP14N06	TO-220AB	RFP14N06

NOTE: When ordering, use the entire part number. Add the suffix 9A to obtain the TO-252AA variant in the tape and reel, i.e., RFD14N06SM9A.

Formerly developmental type TA09770.

Packaging

JEDEC TO-220AB



JEDEC TO-251AA



JEDEC TO-252AA



Symbol



Absolute Maximum Ratings T_C = +25°C

		RFD14N06, RFD14N06SM, RFP14N06	UNITS
Drain-Source Voltage	V_{DSS}	60	V
Drain-Gate Voltage	V_{DGR}	60	V
Gate-Source Voltage	V_{GS}	±20	V
Drain Current			
RMS Continuous	I_D	14	A
Pulsed Drain Current	I_{DM}	Refer to Peak Current Curve	
Pulsed Avalanche Rating	E_{AS}	Refer to UIS Curve	
Power Dissipation			
T_C = +25°C	P_D	48	W
Derate above +25°C		0.32	W/°C
Operating and Storage Temperature	T_{STG}, T_J	-55 to +175	°C
Soldering Temperature of Leads for 10s	T_L	260	°C

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper ESD Handling Procedures.

File Number **4002**

Electrical Specifications $T_C = +25^oC$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 0.25mA$, $V_{GS} = 0V$		60	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}$, $I_D = 0.25mA$		2	-	4	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 60V$, $V_{GS} = 0V$	$T_C = +25^oC$	-	-	1	μA
			$T_C = +150^oC$	-	-	50	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20V$		-	-	100	nA
On Resistance	$r_{DS(ON)}$	$I_D = 14A$, $V_{GS} = 10V$		-	-	0.100	Ω
Turn-On Time	t_{ON}	$V_{DD} = 30V$, $I_D = 7A$, $R_L = 4.3\Omega$, $V_{GS} = 10V$, $R_{GS} = 25\Omega$		-	-	60	ns
Turn-On Delay Time	$t_{D(ON)}$			-	14	-	ns
Rise Time	t_R			-	26	-	ns
Turn-Off Delay Time	$t_{D(OFF)}$			-	45	-	ns
Fall Time	t_F			-	17	-	ns
Turn-Off Time	t_{OFF}			-	-	100	ns
Total Gate Charge	$Q_{G(TOT)}$	$V_{GS} = 0V$ to $20V$	$V_{DD} = 48V$, $I_D = 14A$, $R_L = 3.42\Omega$	-	-	40	nC
Gate Charge at 10V	$Q_{G(10)}$	$V_{GS} = 0V$ to $10V$		-	-	25	nC
Threshold Gate Charge	$Q_{G(TH)}$	$V_{GS} = 0V$ to $2V$		-	-	1.5	nC
Plateau Voltage	$V_{PLATEAU}$	$I_D = 14A$, $V_{DS} = 15V$		-	-	7.5	V
Input Capacitance	C_{ISS}	$V_{DS} = 25V$, $V_{GS} = 0V$, $f = 1MHz$		-	570	-	pF
Output Capacitance	C_{OSS}			-	185	-	pF
Reverse Transfer Capacitance	C_{RSS}			-	50	-	pF
Thermal Resistance Junction-to-Case	$R_{\theta JC}$			-	-	3.125	°C/W
Thermal Resistance Junction-to-Ambient	$R_{\theta JA}$	TO-251 and TO-252		-	-	100	°C/W
		TO-220		-	-	80	°C/W

Source-Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Forward Voltage	V_{SD}	$I_{SD} = 14A$	-	-	1.5	V
Reverse Recovery Time	t_{RR}	$I_{SD} = 14A$, $dI_{SD}/dt = 100A/\mu s$	-	-	125	ns

Typical Performance Curves



FIGURE 1. SAFE OPERATING AREA CURVE



FIGURE 2. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE



FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT vs TEMPERATURE



FIGURE 4. PEAK CURRENT CAPABILITY



FIGURE 5. TYPICAL SATURATION CHARACTERISTICS



FIGURE 6. TYPICAL TRANSFER CHARACTERISTICS

Typical Performance Curves (Continued)



FIGURE 7. NORMALIZED DRAIN-SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE



FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE



FIGURE 9. NORMALIZED $r_{DS(ON)}$ vs JUNCTION TEMPERATURE



FIGURE 10. NORMALIZED POWER DISSIPATION vs TEMPERATURE DERATING CURVE



FIGURE 11. TYPICAL CAPACITANCE vs VOLTAGE



FIGURE 12. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT. REFER TO HARRIS APPLICATION NOTES AN7254 AND AN7260

Typical Performance Curves (Continued)



FIGURE 13. UNCLAMPED INDUCTIVE SWITCHING.
REFER TO HARRIS APPLICATION NOTES AN9321 AND AN9322

Test Circuits and Waveforms



FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT



FIGURE 15. UNCLAMPED ENERGY WAVEFORMS



FIGURE 16. RESISTIVE SWITCHING TEST CIRCUIT



FIGURE 17. RESISTIVE SWITCHING WAVEFORMS

Temperature Compensated PSPICE Model for the RFD14N06, RFD14N06SM, RFP14N06

```
.SUBCKT RFP14N06 2 1 3 ;      rev 9/12/94

CA 12 8 8.84e-10
CB 15 14 9.34e-10
CIN 6 8 5.2e-10

DBODY 7 5 DBDMOD
DBREAK 5 11 DBKMOD
DPLCAP 10 5 DPLCAPMOD

EBREAK 11 7 17 18 62.87
EDS 14 8 5 8 1
EGS 13 8 6 8 1
ESG 6 10 6 8 1
EVTO 20 6 18 8 1

IT 8 17 1

LDRAIN 2 5 1e-9
LGATE 1 9 4.34e-9
LSOURCE 3 7 3.79e-9

MOS1 16 6 8 8 MOSMOD M = 0.99
MOS2 16 21 8 8 MOSMOD M = 0.01

RBREAK 17 18 RBKMOD 1
RDRAIN 50 16 RDSMOD 2.2e-3
RGATE 9 20 5.64
RIN 6 8 1e9
RSCL1 5 51 RSCLMOD 1e-6
RSCL2 5 50 1e3
RSOURCE 8 7 RDSMOD 42.3e-3
RVTO 18 19 RVTOMOD 1

S1A 6 12 13 8 S1AMOD
S1B 13 12 13 8 S1BMOD
S2A 6 15 14 13 S2AMOD
S2B 13 15 14 13 S2BMOD

VBAT 8 19 DC 1
VTO 21 6 0.82

ESCL 51 50 VALUE = {(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)*1e6/50,6))}

.MODEL DBDMOD D (IS = 1.5e-13 RS = 10.9e-3 TRS1 = 2.3e-3 TRS2 = -1.75e-5 CJO = 6.84e-10 TT = 4.2e-8)
.MODEL DBKMOD D (RS = 4.15e-1 TRS1 = 3.73e-3 TRS2 = -3.21e-5)
.MODEL DPLCAPMOD D (CJO = 26.2e-11 IS = 1e-30 N = 10)
.MODEL MOSMOD NMOS (VTO = 3.91 KP = 12.68 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u)
.MODEL RBKMOD RES (TC1 = 7.73e-4 TC2 = 2.12e-6)
.MODEL RDSMOD RES (TC1 = 5.0e-3 TC2 = 2.53e-5)
.MODEL RSCLMOD RES (TC1 = 2.05e-3 TC2 = 1.35e-5)
.MODEL RVTOMOD RES (TC1 = -4.44e-3 TC2 = -6.45e-6)
.MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -5.29 VOFF= -3.29)
.MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -3.29 VOFF= -5.29)
.MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -2.25 VOFF= 2.75)
.MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 2.75 VOFF= -2.25)

.ENDS
```



NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; written by William J. Hepp and C. Frank Wheatley.

Packaging



LEAD NO. 1 - GATE
LEAD NO. 2 - DRAIN
LEAD NO. 3 - SOURCE
TERM. 4 MOUNTING FLANGE - DRAIN

NOTES:

1. These dimensions are within allowable dimensions of Rev. J of JEDEC TO-220AB outline dated 3-24-87.
2. Lead dimension and finish uncontrolled in L_1.
3. Lead dimension (without solder).
4. Add typically 0.002 inches (0.05mm) for solder coating.

TO-220AB

3 LEAD JEDEC TO-220AB PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.170	0.180	4.32	4.57	-
A_1	0.048	0.052	1.22	1.32	-
b	0.030	0.034	0.77	0.86	3, 4
b_1	0.045	0.055	1.15	1.39	2, 3
c	0.014	0.019	0.36	0.48	2, 3, 4
D	0.590	0.610	14.99	15.49	-
D_1	-	0.160	-	4.06	-
E	0.395	0.410	10.04	10.41	-
E_1	-	0.030	-	0.76	-
e	0.100 TYP		2.54 TYP		5
e_1	0.200 BSC		5.08 BSC		5
H_1	0.235	0.255	5.97	6.47	-
J_1	0.100	0.110	2.54	2.79	6
L	0.530	0.550	13.47	13.97	-
L_1	0.130	0.150	3.31	3.81	2
ØP	0.149	0.153	3.79	3.88	-
Q	0.102	0.112	2.60	2.84	-

5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
6. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
7. Controlling dimension: Inch.
8. Revision 1 dated 1-93.



LEAD NO. 1 - GATE
LEAD NO. 2 - DRAIN
LEAD NO. 3 - SOURCE
TERM. 4 MOUNTING FLANGE - DRAIN

NOTES:

1. These dimensions are within allowable dimensions of Rev. C of JEDEC TO-251AA outline dated 9-88.
2. Solder finish uncontrolled.
3. Dimension (without solder).
4. Add typically 0.0006 inches (0.015mm) for solder coating.

TO-251AA

3 LEAD JEDEC TO-251AA PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.086	0.094	2.19	2.38	-
A_1	0.018	0.022	0.46	0.55	3, 4
b	0.028	0.032	0.72	0.81	3, 4
b_1	0.033	0.040	0.84	1.01	3
b_2	0.205	0.215	5.21	5.46	3, 4
c	0.018	0.022	0.46	0.55	3, 4
D	0.270	0.290	6.86	7.36	-
E	0.250	0.265	6.35	6.73	-
e	0.090 TYP		2.28 TYP		5
e_1	0.180 BSC		4.57 BSC		5
H_1	0.035	0.045	0.89	1.14	-
J_1	0.040	0.045	1.02	1.14	6
L	0.355	0.375	9.02	9.52	-
L_1	0.075	0.090	1.91	2.28	2

5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
6. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
7. Controlling dimension: Inch.
8. Revision 1 dated 1-93.

Packaging (Continued)



LEAD NO. 1 - GATE
LEAD NO. 3 - SOURCE
TERM. 4 - DRAIN
MOUNTING FLANGE

MINIMUM PAD SIZE RECOMMENDED FOR SURFACE-MOUNTED APPLICATIONS

TO-252AA

2 LEAD JEDEC TO-252AA PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.086	0.094	2.19	2.38	-
A_1	0.018	0.022	0.46	0.55	4, 5
b	0.028	0.032	0.72	0.81	4, 5
b_1	0.033	0.040	0.84	1.01	4
b_2	0.205	0.215	5.21	5.46	4, 5
b_3	0.190	-	4.83	-	2
c	0.018	0.022	0.46	0.55	4, 5
D	0.270	0.290	6.86	7.36	-
E	0.250	0.265	6.35	6.73	-
e	0.090 TYP		2.28 TYP		7
e_1	0.180 BSC		4.57 BSC		7
H_1	0.035	0.045	0.89	1.14	-
J_1	0.040	0.045	1.02	1.14	-
L	0.100	0.115	2.54	2.92	-
L_1	0.020	-	0.51	-	4, 6
L_2	0.025	0.040	0.64	1.01	-
L_3	0.170	-	4.32	-	2

NOTES:

1. These dimensions are within allowable dimensions of Rev. B of JEDEC TO-252AA outline dated 9-88.
2. L_3 and b_3 dimensions establish a minimum mounting surface for terminal 4.
3. Solder finish uncontrolled.
4. Dimension (without solder).
5. Add typically 0.0006 inches (0.015mm) for solder coating.
6. L_1 is the terminal length for soldering.
7. Position of lead to be measured 0.090 inches (2.28mm) from bottom of dimension D.
8. Controlling dimension: Inch.
9. Revision 3 dated 3-94.

All Harris Semiconductor products are manufactured, assembled and tested under **ISO 9000** quality systems certification.

Sales Office Headquarters

For general information regarding Harris Semiconductor and its products, call **1-800-4-HARRIS**

UNITED STATES
Harris Semiconductor
P. O. Box 883, Mail Stop 53-210
Melbourne, FL 32902
TEL: 1-800-442-7747
(407) 729-4984
FAX: (407) 729-5321

EUROPE
Harris Semiconductor
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

ASIA
Harris Semiconductor PTE Ltd.
No. 1 Tannery Road
Cencon 1, #09-01
Singapore 1334
TEL: (65) 748-4200
FAX: (65) 748-0400

HARRIS SEMICONDUCTOR