



Order

Now







TPS51200A-Q1

SLUSD58A -JUNE 2018-REVISED DECEMBER 2018

TPS51200A-Q1 Sink and Source DDR Termination Regulator

Features 1

- AEC-Q100 Qualified for Automotive Applications:
 - **Device Temperature Grade 1:** $-40^{\circ}C \le T_{A} \le 125^{\circ}C$
 - Device HBM ESD Classification Level 2
 - Device CDM ESD Classification Level C4B _
- Extended Reliability Testing
- Input Voltage: Supports 2.5-V Rail and 3.3-V Rail
- VLDOIN Voltage Range: 1.1 V to 3.5 V
- Sink and Source Termination Regulator Includes **Droop Compensation**
- Requires Minimum Output Capacitance of 20-µF (typically 3 × 10-µF MLCCs) for Memory Termination Applications (DDR)
- PGOOD to Monitor Output Regulation
- **EN** Input
- **REFIN Input Allows for Flexible Input Tracking** Either Directly or Through Resistor Divider
- Remote Sensing (VOSNS)
- ±10-mA Buffered Reference (REFOUT)
- Built-in Soft-Start, UVLO and OCL
- Thermal Shutdown
- Meets DDR, DDR2 JEDEC Specifications; Supports DDR3 and Low-Power DDR3 and DDR4 VTT Applications
- VSON-10 Package With Exposed Thermal Pad

Applications 2

- Memory Termination Regulator for DDR, DDR2, DDR3, and Low Power DDR3/DDR4
- Notebook, Desktop, Server
- Telecom and Datacom, GSM Base Station, LCD-TV and PDP-TV, Copier and Printer, Set-Top Box

3 Description

The TPS51200A-Q1 device is a sink and source double-data-rate (DDR) termination regulator specifically designed for low input voltage, low-cost, low-noise systems where space is а kev consideration.

The device maintains a fast transient response and only requires a minimum output capacitance of 20 µF. The device supports a remote sensing function and all power requirements for DDR, DDR2, DDR3, and Low Power DDR3 and DDR4 VTT bus termination.


In addition, the device provides an open-drain PGOOD signal to monitor the output regulation and an EN signal that can be used to discharge VTT during S3 (suspend to RAM) for DDR applications.

The device is available in the thermally-efficient VSON-10 package, and is rated both green and Pbfree. The device is specified from -40°C to 125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TPS51200A-Q1	VSON (10)	3.00 mm × 3.00 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.



Simplified DDR Application



NSTRUMENTS www.ti.com

FEXAS

Table of Contents

1	Feat	ures 1			
2	Applications 1				
3	Des	cription1			
4		ision History2			
5		Configuration and Functions 3			
6		cifications 4			
	6.1	Absolute Maximum Ratings 4			
	6.2	ESD Ratings 4			
	6.3	Recommended Operating Conditions 4			
	6.4	Thermal Information 4			
	6.5	Electrical Characteristics 5			
	6.6	Switching Characteristics 6			
	6.7	Typical Characteristics 6			
7	Deta	ailed Description 10			
	7.1	Overview			
	7.2	Functional Block Diagram 10			
	7.3	Feature Description 10			
	7.4	Device Functional Modes 12			

8	Арр	lication and Implementation	14
	8.1	Application Information	14
	8.2	Typical Application	14
9	Pow	er Supply Recommendations	25
10	Lay	out	25
	10.1	Layout Guidelines	25
	10.2	Layout Example	26
	10.3	Thermal Considerations	27
11	Dev	ice and Documentation Support	29
	11.1	Device Support	29
	11.2	Documentation Support	29
	11.3	Receiving Notification of Documentation Updates	29
	11.4	Community Resources	29
	11.5	Trademarks	29
	11.6	Electrostatic Discharge Caution	29
	11.7	Glossary	29
12	Mec	hanical, Packaging, and Orderable	
	Info	rmation	29


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	Changes from Original (June 2018) to Revision A		
•	Added Extended Reliability Testing to Features list	1	
•	Changed document status from Advance Information to Production Data	1	
•	Updated device number error in schematic illustrations	14	



5 Pin Configuration and Functions



Pin Functions

PIN			DESCRIPTION	
NAME	NO.	I/O	DESCRIPTION	
EN	7	I	For DDR VTT application, connect EN to SLP_S3. For any other applications, use EN as the ON/OFF function. Keep EN voltage equal or lower than VIN voltage at all times.	
GND	8	—	Ground. Signal ground. Connect to negative pin of the output capacitor.	
PGND ⁽¹⁾	4	—	Power ground output for the LDO	
PGOOD	9	0	GOOD output. Indicates regulation.	
REFIN	1	I	leference input	
REFOUT	6	0	Reference output. Connect to GND through 0.1- μ F ceramic capacitor. If there is REFOUT capacitor at DDR ide, keep the total capacitance on REFOUT pin below 1 μ F. The REFOUT pin can not be open.	
VIN	10	I	5-V or 3.3-V power supply A ceramic decoupling capacitor with a value between $1-\mu F$ and $4.7-\mu F$ is equired.	
VLDOIN	2	Ι	Supply voltage for the LDO.	
VO	3	0	Power output for the LDO. Minimum 20-µF capacitance is required. No maximum capacitance limit.	
VOSNS	5	I	Voltage sense output for the LDO. Connect to positive pin of the output capacitor or the load.	

(1) Thermal pad connection. See Figure 35 in the *Thermal Considerations* section for additional information.

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range, unless otherwise noted.⁽¹⁾

		MIN	MAX	UNIT
	VIN, VLDOIN, VOSNS, REFIN	-0.3	3.6	V
Input voltage ⁽²⁾	EN	-0.3	6.5	
	PGND to GND	-0.3	0.3	
Output welterer (2)	VO, REFOUT	-0.3	3.6	v
Output voltage ⁽²⁾	PGOOD	-0.3	6.5	v
Operating junction temperature, T _J			150	°C
Storage temperature, T _{stg}		-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the network ground pin unless otherwise noted.

6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC Q100-002 ⁽¹⁾		±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per	Corner pins (1, 5, 6, and 10)	±750	V
AEC Q100-011		Other pins	±500		

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
Supply voltage	VIN	2.375	3.500	
	EN, VLDOIN, VOSNS	-0.1	3.5	
	REFIN	0.5	1.8	V
Voltage range	VO, PGOOD	-0.1	3.5	v
	REFOUT	-0.1	1.8	
	PGND	-0.1	0.1	
Operating free-air temperature, T _A		-40	125	°C

6.4 Thermal Information

		TPS51200A-Q1	
	THERMAL METRIC ⁽¹⁾	DRC (VSON)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	55.7	°C/W
R _{0JCtop}	Junction-to-case (top) thermal resistance	62.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	28.0	°C/W
ΨJT	Junction-to-top characterization parameter	3.1	°C/W
Ψјв	Junction-to-board characterization parameter	27.9	°C/W
R _{0JCbot}	Junction-to-case (bottom) thermal resistance	12.1	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

Over recommended free-air temperature range, $V_{VIN} = 3.3 \text{ V}$, $V_{VLDOIN} = 1.8 \text{ V}$, $V_{REFIN} = 0.9 \text{ V}$, $V_{VOSNS} = 0.9 \text{ V}$, $V_{EN} = V_{VIN}$, $C_{OUT} = 3 \times 10 \mu$ F and circuit shown in the *Simplified DDR Application* section (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CUP						
I _{IN}	Supply current	T _A = 25 °C, V _{EN} = 3.3 V, No Load		0.7	1	mA
IIN(SDN)	Shutdown current	$T_A = 25 \text{ °C}, V_{EN} = 0 \text{ V}, V_{REFIN} = 0, \text{ No Load}$		65	80	μA
114(3014)		$T_A = 25 \text{ °C}, V_{EN} = 0 \text{ V}, V_{REFIN} > 0.4 \text{ V}, \text{ No Load}$		200	400	
ILDOIN	Supply current of VLDOIN	T _A = 25 °C, V _{EN} = 3.3 V, No Load		1	50	μA
LDOIN(SDN)	Shutdown current of VLDOIN	$T_A = 25 \text{ °C}, V_{EN} = 0 \text{ V}, \text{ No Load}$		0.1	50	μA
INPUT CURR	ENT	1	1			
I _{REFIN}	Input current, REFIN	V _{EN} = 3.3 V			1	μA
VO OUTPUT						
		V _{REFOUT} = 1.25 V (DDR1), I _O = 0 A		1.25		V
			–15		15	mV
		$V_{BEFOUT} = 0.9 V (DDR2), I_{O} = 0 A$		0.9		V
			–15		15	mV
V _{VOSNS}	Output DC voltage, VO	$V_{BEFOLIT} = 0.75 V (DDR3), I_{O} = 0 A$		0.75		V
- VOSINO			-15		15	mV
		$V_{\text{BEFOUT}} = 0.675 \text{ V} (\text{DDR3L}), I_{\text{O}} = 0 \text{ A}$		0.675		V
		*HEFOUL = 0.010 * (DDITOL), IO = 0 A	-15		15	mV
		$V_{\text{BEFOUT}} = 0.6 \text{ V} (\text{DDR4}), I_{\Omega} = 0 \text{ A}$		0.6		V
		$v_{\text{REFOUT}} = 0.0 \text{ V} (DDA4), i_0 = 0 \text{ A}$	-15		15	mV
V _{VOTOL}	Output voltage tolerance to REFOUT	$-2A < I_{VO} < 2A$	-25		25	mV
IVOSRCL	VO source current Limit	With reference to REFOUT, $V_{OSNS} = 90\% \times V_{REFOUT}$	3		4.5	Α
IVOSNCL	VO sink current Limit	With reference to REFOUT, V _{OSNS} = 110% × V _{REFOUT}	3.5		5.5	Α
IDSCHRG	Discharge current, VO	$V_{REFIN} = 0 V, V_{VO} = 0.3 V, V_{EN} = 0 V, T_A = 25^{\circ}C$		18	25	Ω
POWERGOO	D COMPARATOR					
		PGOOD window lower threshold with respect to REFOUT	-23.5%	-20%	-17.5%	
V _{TH(PG)}	VO PGOOD threshold	PGOOD window upper threshold with respect to REFOUT	17.5%	6 20%	23.5%	
		PGOOD hysteresis		5%		
V _{PGOODLOW}	Output low voltage	I _{SINK} = 4 mA			0.4	V
I _{PGOODLK}	Leakage current ⁽¹⁾	V_{OSNS} = V_{REFIN} (PGOOD high impedance), PGOOD = V_{IN} + 0.2 V			1	μA
REFIN AND F	REFOUT					
V _{REFIN}	REFIN voltage range		0.5		1.8	V
V _{REFINUVLO}	REFIN undervoltage lockout	REFIN rising	360	390	420	mV
V _{REFINUVHYS}	REFIN undervoltage lockout hysteresis			20		mV
V _{REFOUT}	REFOUT voltage			REFIN		V
		$-10 \text{ mA} \le I_{\text{REFOUT}} \le 10 \text{ mA}, 0.6 \text{ V} \le \text{V}_{\text{REFIN}} \le 1.25 \text{ V}$	-15		15	
V _{REFOUTTOL}	REFOUT voltage tolerance to V_{REFIN}	$-1 \text{ mA} \le I_{\text{REFOUT}} \le 1 \text{ mA}, 0.6 \text{ V} \le \text{V}_{\text{REFIN}} \le 1.25 \text{ V}$	-12		12	mV
REFOUTSRCL	REFOUT source current limit	V _{REFOUT} = 0.5 V	10	40		mA
	REFOUT sink current limit	V _{REFOUT} = 1.5 V	10	40		mA
	DGIC THRESHOLD					
		Wake up, T _A = 25°C	2.2	2.3	2.375	V
V _{VINUVLO}	UVLO threshold	Hysteresis		50		mV
V _{ENIH}	High-level input voltage	Enable	1.7			V
V _{ENIL}	Low-level input voltage	Enable			0.3	V
V _{ENYST}	Hysteresis voltage	Enable		0.5		v
	Logic input leakage current	$EN, T_A = 25^{\circ}C$	-1	0.0	1	μA
THERMAL SH					•	μαι
		Shutdown temperature		150		
T _{SDN}	Thermal shutdown threshold ⁽¹⁾	•				°C
		Hysteresis		25		

(1) Ensured by design. Not production tested.

Copyright © 2018, Texas Instruments Incorporated

TPS51200A-Q1

SLUSD58A-JUNE 2018-REVISED DECEMBER 2018


6.6 Switching Characteristics

Over recommended free-air temperature range, $V_{VIN} = 3.3 V$, $V_{VLDOIN} = 1.8 V$, $V_{REFIN} = 0.9 V$, $V_{VOSNS} = 0.9 V$, $V_{EN} = V_{VIN}$, $C_{OUT} = 3 \times 10 \mu$ F and circuit shown in the *Simplified DDR Application* section (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWERGOO	POWERGOOD COMPARATOR					
T _{PGSTUPDLY}	PGOOD startup delay	Startup rising edge, VOSNS within 15% of REFOUT		2		ms
T _{PBADDLY}	PGOOD bad delay	VOSNS is outside of the ±20% PGOOD window		10		μS

6.7 Typical Characteristics


For Figure 1 through Figure 18, 3×10 -µF MLCCs (0805) are used on the output.





Typical Characteristics (continued)

For Figure 1 through Figure 18, 3×10 -µF MLCCs (0805) are used on the output.



Copyright © 2018, Texas Instruments Incorporated

TEXAS INSTRUMENTS


TPS51200A-Q1

SLUSD58A-JUNE 2018-REVISED DECEMBER 2018

www.ti.com

Typical Characteristics (continued)

For Figure 1 through Figure 18, 3×10 -µF MLCCs (0805) are used on the output.




8

Copyright © 2018, Texas Instruments Incorporated



Typical Characteristics (continued)



For Figure 1 through Figure 18, 3×10 -µF MLCCs (0805) are used on the output.




7 Detailed Description

7.1 Overview

The TPS51200A-Q1 device is a sink and source, double data-rate (DDR) termination regulator specifically designed for low-input voltage, low-cost, and low-noise systems where space is a key consideration.

The TPS51200A-Q1 device is designed to provide proper termination voltage and a 10-mA buffered reference voltage for DDR memory which includes the following DDR specifications (core voltage, reference voltage) with minimal external components: DDR (2.5 V, 1.25 V), DDR2 (1.8 V, 0.9 V), DDR3 (1.5 V, 0.75 V), LP DDR3 or DDR4 (1.2 V, 0.6 V).



7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 Sink and Source Regulator (VO Pin)

The TPS51200A-Q1 device is a sink and source (sink/source) tracking termination regulator specifically designed for low input voltage, low-cost, and low external-component count systems where space is a key application parameter. The TPS51200A-Q1 device integrates a high-performance, low-dropout (LDO) linear regulator that is capable of both sourcing and sinking current. The LDO regulator employs a fast feedback loop so that small ceramic capacitors can be used to support the fast load transient response. To achieve tight regulation with minimum effect of trace resistance, a remote sensing pin, VOSNS, must be connected to the positive pin of the output capacitors as a separate trace from the high current path from the VO pin.

7.3.2 Reference Input (REFIN Pin)

The output voltage, V_O, is regulated to the REFOUT pin. When the REFIN pin is configured for standard DDR termination applications, the REFIN pin can be set by an external equivalent ratio voltage divider connected to the memory supply bus (VDDQ). The TPS51200A-Q1 device supports the REFIN voltage from 0.5 V to 1.8 V, making the device versatile and ideal for many types of low-power LDO applications.



Feature Description (continued)

7.3.3 Reference Output (REFOUT Pin)

When the device is configured for DDR termination applications, the REFOUT pin generates the DDR VTT reference voltage for the memory application. The device is capable of supporting both a sourcing and sinking load of 10 mA. The REFOUT pin becomes active when the REFIN voltage rises to 0.390 V and the VIN pin is above the UVLO threshold. When the REFOUT pin is less than 0.375 V, it is disabled and subsequently discharges to the GND pin through an internal 10-k Ω MOSFET. The REFOUT pin is independent of the EN pin state.

7.3.4 Soft-Start Sequencing

The soft-start function of the VO pin is achieved through a current clamp. The current clamp allows the output capacitors to be charged with low and constant current, providing a linear ramp-up of the output voltage. When the VO pin is outside of the powergood window, the current clamp level is one-half of the full overcurrent limit (OCL) level. When the VO pin rises or falls within the PGOOD window, the current clamp level switches to the full OCL level. The soft-start function is completely symmetrical and works not only from GND to the REFOUT voltage, but also from the VLDOIN pin to the REFOUT voltage.

7.3.5 Enable Control (EN Pin)

When the EN pin is driven high, the TPS51200A-Q1 VO-regulator begins normal operation. When the EN pin is driven low, the VO pin discharges to the GND pin through an internal 18- Ω MOSFET. The REFOUT pin remains on when the EN pin is driven low.

7.3.6 Powergood Function (PGOOD Pin)

The TPS51200A-Q1 device provides an open-drain PGOOD output that goes high when the VO output is within $\pm 20\%$ of the REFOUT pin. The PGOOD pin deasserts within 10 μ s after the output exceeds the size of the powergood window. During initial VO startup, the PGOOD pin asserts high 2 ms (typ) after the VO pin enters power good window. Because the PGOOD pin is an open-drain output, a 100-k Ω , pullup resistor between the PGOOD pin and a stable active supply voltage rail is required.

7.3.7 Current Protection (VO Pin)

The LDO has a constant overcurrent limit (OCL). Note that the OCL level reduces by one-half when the output voltage is not within the powergood window. This reduction is a non-latch protection.

7.3.8 UVLO Protection (VIN Pin)

For the VIN undervoltage-lockout (UVLO) protection, the device monitors the VIN voltage. When the VIN voltage is lower than the UVLO threshold voltage, both the VO and REFOUT regulators are powered off. This shutdown is a non-latch protection.

7.3.9 Thermal Shutdown

The TPS51200A-Q1 device monitors the junction temperature. If the device junction temperature exceeds the threshold value, (typically 150°C), the VO and REFOUT regulators are both shut off, discharged by the internal discharge MOSFETs. This shutdown is a non-latch protection.

TPS51200A-Q1

SLUSD58A-JUNE 2018-REVISED DECEMBER 2018



www.ti.com

7.4 Device Functional Modes


The TPS51200A-Q1 device can be used in an application system where either a 2.5-V rail or a 3.3-V rail is available. The minimum input voltage requirement is 2.375 V. If a 2.5-V rail is used, ensure that the absolute minimum voltage (both DC and transient) at the device pin is be 2.375 V or greater. The voltage tolerance for a 2.5-V rail input is between –5% and 5% accuracy, or better.

7.4.1 S3 and Pseudo-S5 Support

The TPS51200A-Q1 device provides S3 support by an EN function. The EN pin can be connected to an SLP_S3 signal in the end application. Both the REFOUT and VO pin are on when EN = high (S0 state). The REFOUT pin is maintained while the VO pin is turned off and discharged through an internal discharge MOSFET when EN = low (S3 state). When EN = low and the REFIN voltage is less than 0.390 V, the TPS51200A-Q1 device enters pseudo-S5 state. Both the VO and REFOUT outputs are turned off and discharged to the GND pin through internal MOSFETs when pseudo-S5 support is engaged (S4/S5 state). Figure 19 shows a typical startup and shutdown timing diagram for an application that uses S3 and pseudo-S5 support. It is also allowed to turn on VLDOIN earlier than VIN during power on, and turn off VIN earlier than VLDOIN during power off.

7.4.2 Tracking Startup and Shutdown

The TPS51200A-Q1 device also supports tracking startup and shutdown when the EN pin is tied directly to the system bus and not used to turn on or turn off the device. During tracking startup, the VO pin follows the REFOUT pin when the REFIN voltage is greater than 0.39 V. The REFIN pin follows the rise of the VDDQ rail though a voltage divider. The typical soft-start time for the VDDQ rail is approximately 3 ms, however this soft-start time can vary depending on the system configuration. The SS time of the VO output no longer depends on the OCL setting, but is a function of the SS time of the VDDQ rail. PGOOD is asserted 2 ms after the VO pin is within ±20% of the REFOUT pin. During tracking shutdown, the VO pin falls following the REFOUT pin until the REFOUT pin reaches 0.37 V. When the REFOUT pin falls below 0.37 V, the internal discharge MOSFETs are turned on and quickly discharge both the REFOUT and VO pins to GND. The PGOOD pin is deasserted when the VO pin is beyond the ±20% range of the REFOUT pin. Figure 20 shows the typical timing diagram for an application that uses tracking startup and shutdown.







Device Functional Modes (continued)




Figure 20. Typical Timing Diagram of Tracking Startup and Shutdown



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS51200A-Q1 device is specifically designed to power up the memory termination rail (as shown in Figure 21). The DDR memory termination structure determines the main characteristics of the VTT rail, which is to be able to sink and source current while maintaining acceptable VTT tolerance. See Figure 22 for typical characteristics for a single memory cell.

8.2 Typical Application

8.2.1 VTT DIMM Applications




Figure 21. Typical Application Diagram for DDR3 VTT DIMM using TPS51200A-Q1

8.2.1.1 Design Parameters

Use the information listed in Table 1 as the design parameters.

Table 1. DDR, DDR2, DDR3, LP DDR3 and DDR4 Termination Technology and Difference

PARAMETER	DDR	DDR2	DR3	LP DDR3 or DDR4
FSB Data Rates	200, 266, 333 and 400 MHz	400, 533, 677 and 800 MHz	800, 1066, 1330 and 1600 MHz	Same as DDR3
Termination	Motherboard termination to VTT for all signals	On-die termination for data group. VTT termination for address, command and control signals	On-die termination for data group. VTT termination for address, command and control signals	Same as DDR3
Termination Current Demand	Max source/sink transient currents of up to 2.6 A to 2.9 A	Not as demanding • Only 34 signals (address, command, control) tied to VTT • ODT handles data signals Less than 1 A of burst current	Not as demanding • Only 34 signals (address, command, control) tied to VTT • ODT handles data signals Less than 1A of burst current	Same as DDR3
Voltage Level	2.5-V Core and I/O 1.25-V VTT	1.8-V Core and I/O 0.9-V VTT	1.5-V Core and I/O 0.75-V VTT	1.2-V Core and I/O 0.6-V VTT



8.2.1.2 Detailed Design Procedure

8.2.1.2.1 VIN Capacitor

8.2.1.2.2 VLDO Input Capacitor


Depending on the trace impedance between the VLDOIN bulk power supply to the device, a transient increase of source current is supplied mostly by the charge from the VLDOIN input capacitor. Use a $10-\mu F$ (or greater) ceramic capacitor to supply this transient charge. Provide more input capacitance as more output capacitance is used at the VO pin. In general, use one-half of the C_{OUT} value for input.

8.2.1.2.3 Output Capacitor

For stable operation, the total capacitance of the VO output pin must be greater than 20 μ F. Attach three, 10- μ F ceramic capacitors in parallel to minimize the effect of equivalent series resistance (ESR) and equivalent series inductance (ESL). If the ESR is greater than 2 m Ω , insert an R-C filter between the output and the VOSNS input to achieve loop stability. The R-C filter time constant must be almost the same as or slightly lower than the time constant of the output capacitor and its ESR.

8.2.1.2.4 Output Tolerance Consideration for VTT DIMM Applications

Figure 22 shows the typical characteristics for a single memory cell.





In Figure 22, when Q1 is on and Q2 is off:

- The current flows from VDDQ via the termination resistor to VTT
- VTT sinks current
- In Figure 22, when Q2 is on and Q1 is off:
- The current flows from VTT via the termination resistor to GND
- VTT sources current

Because VTT accuracy has a direct impact on the memory signal integrity, it is imperative to understand the tolerance requirement on VTT. Based on JEDEC VTT specifications for DDR and DDR2 (JEDEC standard: DDR JESD8-9B May 2002; DDR2 JESD8-15A Sept 2003).

VTTREF – 40 mV < VTT < VTTREF + 40 mV, for both DC and AC conditions

The specification indicates that VTT must keep track of VTTREF for proper signal conditioning.

The TPS51200A-Q1 device ensures the regulator output voltage to be:

VTTREF –25 mV < VTT < VTTREF + 25 mV, for both DC and AC conditions and –2 A < I_{VTT} < 2 A

TPS51200A-Q1 SLUSD58A – JUNE 2018 – REVISED DECEMBER 2018 NSTRUMENTS

FXAS

www.ti.com

The regulator output voltage is measured at the regulator side, not the load side. The tolerance is applicable to DDR, DDR2, DDR3 and low-power DDR3/DDR4 applications (see Table 1 for detailed information). To meet the stability requirement, a minimum output capacitance of 20 μ F is needed. Considering the actual tolerance on the MLCC capacitors, three 10- μ F ceramic capacitors are sufficient to meet the above requirement.

The TPS51200A-Q1 device is designed as a Gm driven LDO. The voltage droop between the reference input and the output regulator is determined by the transconductance and output current of the device. The typical Gm is 250 S at 2 A and changes with respect to the load to conserve the quiescent current (that is, the Gm is very low at no load condition). The Gm LDO regulator is a single pole system. Its unity gain bandwidth for the voltage loop is only determined by the output capacitance, as a result of the bandwidth nature of the Gm (see Equation 1).

$$F_{UGBW} = \frac{Gm}{2 \times \pi \times C_{OUT}}$$

where

- F_{UGBW} is the unity gain bandwidth
- Gm is transconductance
- C_{OUT} is the output capacitance

(1)

This type of regulator has two limitations on the output bulk capacitor requirement. To maintain stability, the zero location contributed by the ESR of the output capacitors must be greater than the –3-dB point of the current loop. This constraint means that higher ESR capacitors must not be used in the design. In addition, the impedance characteristics of the ceramic capacitor must be well understood to prevent the gain peaking effect around the Gm –3-dB point because of the large ESL, the output capacitor and parasitic inductance of the VO trace.




Figure 23. Bode Plot for a Typical DDR3 Configuration

Figure 23 shows the bode plot simulation for a typical DDR3 configuration of the TPS51200A-Q1 device, where:


- V_{IN} = 3.3 V
- $V_{VLDOIN} = 1.5 V$
- V_{VO} = 0.75 V
- $I_{IO} = 2 A$
- $3 \times 10^{-\mu}$ F capacitors included
- ESR = 2.5 mΩ
- ESL = 800 pH

The unity-gain bandwidth is approximately 1 MHz and the phase margin is 52°. The 0-dB level is crossed, the gain peaks because of the ESL effect. However, the peaking is kept well below 0 dB.

Figure 24 shows the load regulation and Figure 25 shows the transient response for a typical DDR3 configuration. When the regulator is subjected to ± 1.5 -A load step and release, the output voltage measurement shows no difference between the DC and AC conditions.



8.2.1.3 Application Curves



TPS51200A-Q1

SLUSD58A-JUNE 2018-REVISED DECEMBER 2018

www.ti.com

8.2.2 Design Example 1

This design example describes a 3.3-V_{IN}, DDR2 configuration.




Figure 26. 3.3-V_{IN}, DDR2 Configuration

8.2.2.1 Design Parameters

For this design example, use the parameters listed in Table 2.

Table 2. Design	Example 1	List of	Materials
-----------------	-----------	---------	-----------

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Decistor	10 kΩ		
R3	Resistor	100 kΩ		
C1, C2, C3		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5	Capacitor	0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata



8.2.3 Design Example 2

This design example describes a 3.3-V_{IN}, DDR3 configuration.




Figure 27. 3.3-V_{IN}, DDR3 Configuration

8.2.3.1 Design Parameters

For this design example, use the parameters listed in Table 3.

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER					
R1, R2	Resistor	10 kΩ							
R3	Resistor	100 kΩ							
C1, C2, C3		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata					
C4		1000 pF							
C5	Capacitor	0.1 μF							
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata					
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata					

Table 3. Design Example 2 List of Materials

TPS51200A-Q1

SLUSD58A-JUNE 2018-REVISED DECEMBER 2018

www.ti.com

8.2.4 Design Example 3

This design example describes a 2.5-V_{IN}, DDR3 configuration.




Figure 28. 2.5-V_{IN}, DDR3 Configuration

8.2.4.1 Design Parameters

For this design example, use the parameters listed in Table 4.

Table 4. Design Example 3 List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Desister	10 kΩ		
R3	Resistor	100 kΩ		
C1, C2, C3		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5		0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata



8.2.5 Design Example 4

This design example describes a 3.3-V_{IN}, LP DDR3 or DDR4 configuration.




Figure 29. 3.3-V_{IN}, LP DDR3 or DDR4 Configuration

8.2.5.1 Design Parameters

For this design example, use the parameters listed in Table 5.

Table 5. Design Example 4 List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Desister	10 kΩ		
R3	Resistor	100 kΩ		
C1, C2, C3		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5	Capacitor	0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata

TPS51200A-Q1


SLUSD58A-JUNE 2018-REVISED DECEMBER 2018




www.ti.com

8.2.6 Design Example 5

This design example describes a 3.3-V_{IN}, DDR3 tracking configuration.





8.2.6.1 Design Parameters

For this design example, use the parameters listed in Table 6.

Table 6. D	esign Exampl	e 5 List (of Materia	ls

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Decister	10 kΩ		
R3	Resistor	100 kΩ		
C1, C2, C3		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5	Capacitor	0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata



8.2.7 Design Example 6

This design example describes a 3.3-V_{IN}, LDO configuration.




Figure 31. 3.3-V_{IN}, LDO Configuration

8.2.7.1 Design Parameters

For this design example, use the parameters listed in Table 7.

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1		10 kΩ		
R2	Resistor	3.86 kΩ		
R3		100 kΩ		
C1, C2, C3		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5	Capacitor	0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata

TPS51200A-Q1

SLUSD58A-JUNE 2018-REVISED DECEMBER 2018

Texas Instruments

www.ti.com

8.2.8 Design Example 7

This design example describes a 3.3-V_{IN}, DDR3 configuration with Low Pass Filter (LPF).




Figure 32. 3.3-V_{IN}, DDR3 Configuration with LPF

8.2.8.1 Design Parameters

For this design example, use the parameters listed in Table 8.

Table 8. Design Example 7 List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2		10 kΩ		
R3	Resistor	100 kΩ		
R4 ⁽¹⁾				
C1, C2, C3		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5	O	0.1 μF		
C6	Capacitor	4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C9 ⁽¹⁾				

(1) The values of R4 and C9 must be chosen to reduce the parasitic effect of the trace (between VO and the output MLCCs) and the output capacitors (ESR and ESL).



9 Power Supply Recommendations

The device is designed to operate from an input voltage supply with a range between 2.375 V and 3.5 V. This input supply must be well regulated. TI recommends adding at least one $1-\mu F$ to $4.7-\mu F$ ceramic capacitor at the VIN pin.

10 Layout

10.1 Layout Guidelines

Consider the following points before starting the layout design.

- The input bypass capacitor for VLDOIN must be placed as close as possible to the pin with short and wide connections.
- The output capacitor for VO must be placed close to the pin with short and wide connection to avoid additional ESR or ESL trace inductance.
- VOSNS must be connected to the positive node of VO output capacitors as a separate trace from the high current power line. This configuration is strongly recommended to avoid additional ESR, ESL, or both. If sensing the voltage at the point of the load is required, TI recommends to attach the output capacitors at that point. Also, it is recommended to minimize any additional ESR, ESL, or both of ground trace between the GND pin and the output capacitors.
- Consider adding low-pass filter at VOSNS if the ESR of the VO output capacitors is larger than 2 mΩ.
- REFIN can be connected separately from VLDOIN. Remember that this sensing potential is the reference voltage of REFOUT. Avoid any noise-generating lines.
- The negative node of the VO output capacitors and the REFOUT capacitor must be tied together by avoiding common impedance to the high current path of the VO source/sink current.
- The GND and PGND pins must be connected to the thermal land underneath the die pad with multiple vias connecting to the internal system ground planes (for better result, use at least two internal ground planes). Use as many vias as possible to reduce the impedance between PGND/GND and the system ground plane. Also, place bulk caps close to the DIMM load point, route the VOSNS to the DIMM load sense point.
- To effectively remove heat from the package, properly prepare the thermal land. Apply solder directly to the thermal pad of the package. The wide traces of the component and the side copper connected to the thermal land pad help to dissipate heat. Numerous vias 0,33 mm in diameter connected from the thermal land to the internal/solder side ground planes must also be used to help dissipation.
- See the TPS51200-EVM User's Guide (SLUU323) for detailed layout recommendations.

10.1.1 LDO Design Guidelines

The minimum input to output voltage difference (headroom) decides the lowest usable supply voltage transconductance to drive a certain load. For device, a minimum of 300 mV (VLDOIN_{MIIN} – VO_{MAX}) is needed to support a Gm driven sourcing current of 2 A based on a design of V_{IN} = 3.3 V and C_{OUT} = 3 × 10 μ F. Because the TPS51200A-Q1 device is essentially a Gm driven LDO, the impedance characteristics are both a function of the 1 / Gm and R_{DS(on)} of the sourcing MOSFET (see Figure 33). The current inflection point of the design is between 2 A and 3 A. When I_{SRC} is less than the inflection point, the LDO is considered to be operating in the Gm region; when I_{SRC} is greater than the inflection point but less than the overcurrent limit point, the LDO is operating in the R_{DS(on)} region. The maximum sourcing R_{DS(on)} is 0.144 Ω with V_{IN} = 3 V and T_J = 125°C.



Layout Guidelines (continued)




Figure 33. Impedance Characteristics

10.2 Layout Example




Figure 34. Layout Example



10.3 Thermal Considerations

Because the TPS51200A-Q1 device is a linear regulator, the VO current flows in both source and sink directions, thereby dissipating power from the device. When the device is sourcing current, the voltage difference between VLDOIN and VO times IO (I_{IO}) current becomes the power dissipation as shown in Equation 2.

$$P_{DISS_SRC} = (V_{VLDOIN} - V_{VO}) \times I_{O_SRC}$$

(2)

TPS51200A-Q1

SLUSD58A - JUNE 2018 - REVISED DECEMBER 2018

In this case, if VLDOIN is connected to an alternative power supply lower than the VDDQ voltage, overall power loss can be reduced. For the sink phase, VO voltage is applied across the internal LDO regulator, and the power dissipation, P_{DISS_SNK} can be calculated by Equation 3.

$$P_{DISS_{SNK}} = V_{VO} \times I_{O_{SNK}}$$

(3)

Because the device does not sink and source current at the same time and the IO current may vary rapidly with time, the actual power dissipation must be the time average of the above dissipations over the thermal relaxation duration of the system. Another source of power consumption is the current used for the internal current control circuitry from the VIN supply and the VLDOIN supply. This can be estimated as 5 mW or less during normal operating conditions. This power must be effectively dissipated from the package.

Maximum power dissipation allowed by the package is calculated by Equation 4.

$$\begin{split} P_{PKG} &= (T_{J(MAX)} - T_{A(MAX)}) \ / \ R_{\theta JA} \\ P_{PKG} &= \frac{T_{J(max)} \times T_{A(max)}}{R_{\theta JA}} \end{split}$$

where

- T_{J(MAX)} is 125°C
- T_{A(MAX)} is the maximum ambient temperature in the system
- R_{0JA} is the thermal resistance from junction to ambient

The thermal performance of an LDO depends on the printed circuit board (PCB) layout. The TPS51200A-Q1 device is housed in a thermally-enhanced package that has an exposed die pad underneath the body. For improved thermal performance, this die pad must be attached to ground via thermal land on the PCB. This ground trace acts as a both a heatsink and heatspreader. The typical thermal resistance, R_{0JA} , 55.7°C/W, is achieved based on a land pattern of 3 mm × 1,9 mm with four vias (0,33-mm via diameter, the standard thermal via size) without air flow (see Figure 35).




Figure 35. Recommend Land Pad Pattern for TPS51200A-Q1

(4)

TEXAS INSTRUMENTS

www.ti.com

Thermal Considerations (continued)




Figure 36. Package Thermal Measurement

To further improve the thermal performance of this device, using a larger than recommended thermal land as well as increasing the number of vias helps lower the thermal resistance from junction to thermal pad. The typical thermal resistance from junction to thermal pad, $R_{\theta JP}$, is 12.1°C/W (based on the recommend land pad and four standard thermal vias).



11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

TPS51200-EVM User's Guide, SLUU323

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

```
Copyright © 2018, Texas Instruments Incorporated
```



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS51200AQDRCRQ1	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	512AQ	Samples
TPS51200AQDRCTQ1	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	512AQ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM


10-Dec-2020




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51200AQDRCRQ1	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS51200AQDRCTQ1	VSON	DRC	10	250	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



PACKAGE MATERIALS INFORMATION

17-Apr-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51200AQDRCRQ1	VSON	DRC	10	3000	338.0	355.0	50.0
TPS51200AQDRCTQ1	VSON	DRC	10	250	205.0	200.0	33.0

DRC 10


3 x 3, 0.5 mm pitch

GENERIC PACKAGE VIEW

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






DRC0010J



PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




DRC0010J

EXAMPLE BOARD LAYOUT

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DRC0010J

EXAMPLE STENCIL DESIGN

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated