

AMC1333M10 Precision, ± 1 -V Input, Reinforced Isolated Delta-Sigma Modulator With 10-MHz Internal Clock

1 Features

- Linear input voltage range: ± 1 V
- High input impedance: 2.4 G Ω (typ)
- Low DC errors:
 - Offset error: ± 0.5 mV (max)
 - Offset drift: ± 4 μ V/ $^{\circ}$ C (max)
 - Gain error: $\pm 0.2\%$ (max)
 - Gain drift: ± 40 ppm/ $^{\circ}$ C (max)
- High CMTI: 100 kV/ μ s (min)
- Internal 10-MHz clock generator
- Missing high-side supply detection
- Low EMI: Meets CISPR-11 and CISPR-25 standards
- Safety-related certifications:
 - 8000-V_{PEAK} reinforced isolation per DIN EN IEC 60747-17 (VDE 0884-17)
 - 5700-V_{RMS} isolation for 1 minute per UL1577
- Fully specified over extended industrial temperature range: -40° C to $+125^{\circ}$ C

2 Applications

- [Motor drives](#)
- [Frequency inverters](#)
- [Protection relays](#)
- [Power supplies](#)

3 Description

The AMC1333M10 is a precision, delta-sigma ($\Delta\Sigma$) modulator with the output separated from the input circuitry by an isolation barrier that is highly resistant to magnetic interference. This barrier is certified to provide reinforced isolation of up to 8000 V_{PEAK} according to the DIN EN IEC 60747-17 (VDE 0884-17) and UL1577 standards, and supports a working voltage up to 1.5 kV_{RMS}. The isolation barrier separates parts of the system that operate on different common-mode voltage levels and protects the low-voltage side from voltages that can cause electrical damage or be harmful to an operator.


The wide, bipolar, ± 1 -V input voltage range of the AMC1333M10 and its high input resistance support direct connection of the device to resistive dividers in high-voltage applications. The output bitstream of the AMC1333M10 is synchronized to the internally generated clock. By using an integrated digital filter (such as those in the [TMS320F2807x](#) or [TMS320F2837x](#) microcontroller families) to decimate the bitstream, the device can achieve 16 bits of resolution with a dynamic range of 87 dB at a data rate of 39 kSPS.

The AMC1333M10 is offered in a 8-pin, wide-body, SOIC package and is fully specified over the extended industrial temperature range of -40° C to $+125^{\circ}$ C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
AMC1333M10	SOIC (8)	5.85 mm \times 7.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application



Table of Contents

1 Features	1	7.2 Functional Block Diagram.....	17
2 Applications	1	7.3 Feature Description.....	18
3 Description	1	7.4 Device Functional Modes.....	21
4 Revision History	2	8 Application and Implementation	22
5 Pin Configuration and Functions	3	8.1 Application Information.....	22
6 Specifications	4	8.2 Typical Application.....	22
6.1 Absolute Maximum Ratings.....	4	8.3 What to Do and What Not to Do.....	26
6.2 ESD Ratings.....	4	9 Power Supply Recommendations	27
6.3 Recommended Operating Conditions.....	5	10 Layout	28
6.4 Thermal Information.....	6	10.1 Layout Guidelines.....	28
6.5 Power Ratings.....	6	10.2 Layout Example.....	28
6.6 Insulation Specifications.....	7	11 Device and Documentation Support	29
6.7 Safety-Related Certifications.....	8	11.1 Documentation Support.....	29
6.8 Safety Limiting Values.....	8	11.2 Receiving Notification of Documentation Updates..	29
6.9 Electrical Characteristics.....	9	11.3 Support Resources.....	29
6.10 Switching Characteristics.....	11	11.4 Trademarks.....	29
6.11 Timing Diagrams.....	11	11.5 Electrostatic Discharge Caution.....	29
6.12 Insulation Characteristics Curves.....	12	11.6 Glossary.....	29
6.13 Typical Characteristics.....	13	12 Mechanical, Packaging, and Orderable Information	29
7 Detailed Description	17		
7.1 Overview.....	17		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
May 2022	*	Initial release.

5 Pin Configuration and Functions




Figure 5-1. DWV Package, 8-Pin SOIC (Top View)

Table 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	AVDD	High-side power	Analog (high-side) power supply ⁽¹⁾
2	INP	Analog input	Noninverting analog input
3	INN	Analog input	Inverting analog input
4	AGND	High-side ground	Analog (high-side) ground reference
5	DGND	Low-side ground	Digital (low-side) ground reference
6	DOUT	Digital output	Modulator data output
7	CLKOUT	Digital output	Modulator clock output
8	DVDD	Low-side power	Digital (low-side) power supply ⁽¹⁾

(1) See the [Power Supply Recommendations](#) section for power-supply decoupling recommendations.

6 Specifications

6.1 Absolute Maximum Ratings

see⁽¹⁾

		MIN	MAX	UNIT
Power-supply voltage	AVDD to AGND	-0.3	6.5	V
	DVDD to DGND	-0.3	6.5	
Analog input voltage	On the INP and INN pins	AGND - 5	AVDD + 0.5	V
Digital input voltage	On the CLKIN pin	DGND - 0.5	DVDD + 0.5	V
Digital output voltage	On the DOUT pin	DGND - 0.5	DVDD + 0.5	V
Input current	Continuous, any pin except power-supply pins	-10	10	mA
Temperature	Junction, T _J		150	°C
	Storage, T _{stg}	-65	150	

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER SUPPLY						
AVDD	High-side supply voltage	AVDD to AGND	3.0	5.0	5.5	V
DVDD	Low-side supply voltage	DVDD to DGND	2.7	3.3	5.5	V
ANALOG INPUT						
V _{Clipping}	Differential input voltage before clipping output	$V_{IN} = V_{INP} - V_{INN}$	±1.25			V
V _{FSR}	Specified linear differential full-scale voltage	$V_{IN} = V_{AINP} - V_{AINN}$	-1		1	V
	Absolute common-mode input voltage ⁽¹⁾	$(V_{INP} + V_{INN}) / 2$ to AGND	-2		AVDD	V
V _{CM}	Operating common-mode input voltage ⁽²⁾	$(V_{INP} + V_{INN}) / 2$ to AGND, 3.0 V ≤ AVDD < 4.5 V, $ V_{INP} - V_{INN} ≤ 1.25$ V	-0.8		AVDD - 2.4	V
		$(V_{INP} + V_{INN}) / 2$ to AGND, 4.5 V ≤ AVDD ≤ 5.5 V, $ V_{INP} - V_{INN} ≤ 1.25$ V	-0.8		2.1	
TEMPERATURE RANGE						
T _A	Specified ambient temperature		-40	25	125	°C

- (1) Steady-state voltage supported by the device in case of a system failure. See specified common-mode input voltage V_{CM} for normal operation. Observe analog input voltage range as specified in the [Absolute Maximum Ratings](#) table.
- (2) See the [Analog Input](#) section for more details.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DWV (SOIC)	UNIT
		8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	94	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	36	°C/W
R _{θJB}	Junction-to-board thermal resistance	46.1	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	11.5	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	44.4	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Power Ratings

PARAMETER		TEST CONDITIONS	VALUE	UNIT
P _D	Maximum power dissipation (both sides)	AVDD = DVDD = 5.5 V	78	mW
P _{D1}	Maximum power dissipation (high-side supply)	AVDD = 3.6 V	27	mW
		AVDD = 5.5 V	46	
P _{D2}	Maximum power dissipation (low-side supply)	DVDD = 3.6 V	18	mW
		DVDD = 5.5 V	32	

6.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	VALUE	UNIT
GENERAL				
CLR	External clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 8.5	mm
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	≥ 8.5	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation	≥ 0.021	mm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600 V _{RMS}	I-IV	
		Rated mains voltage ≤ 1000 V _{RMS}	I-III	
DIN EN IEC 60747-17 (VDE 0884-17)⁽²⁾				
V _{IORM}	Maximum repetitive peak isolation voltage	At AC voltage	2120	V _{PK}
V _{IOWM}	Maximum-rated isolation working voltage	At AC voltage (sine wave)	1500	V _{RMS}
		At DC voltage	2120	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60 s (qualification test)	8000	V _{PK}
		V _{TEST} = 1.2 × V _{IOTM} , t = 1 s (100% production test)	9600	
V _{IMP}	Maximum impulse voltage ⁽³⁾	Tested in air, 1.2/50-μs waveform per IEC 62368-1	9800	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽⁴⁾	Tested in oil (qualification test), 1.2/50-μs waveform per IEC 62368-1	12800	V _{PK}
q _{pd}	Apparent charge ⁽⁵⁾	Method a, after input/output safety test subgroups 2 and 3, V _{ini} = V _{IOTM} , t _{ini} = 60 s, V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10 s	≤ 5	pC
		Method a, after environmental tests subgroup 1, V _{ini} = V _{IOTM} , t _{ini} = 60 s, V _{pd(m)} = 1.6 × V _{IORM} , t _m = 10 s	≤ 5	
		Method b1, at routine test (100% production) and preconditioning (type test), V _{ini} = V _{IOTM} , t _{ini} = 1 s, V _{pd(m)} = 1.875 × V _{IORM} , t _m = 1 s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁶⁾	V _{IO} = 0.5 V _{PP} at 1 MHz	~1.5	pF
R _{IO}	Insulation resistance, input to output ⁽⁶⁾	V _{IO} = 500 V at T _A = 25°C	> 10 ¹²	Ω
		V _{IO} = 500 V at 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	
		V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		55/125/21	
UL1577				
V _{ISO}	Withstand isolation voltage	V _{TEST} = V _{ISO} = 5700 V _{RMS} , t = 60 s (qualification), V _{TEST} = 1.2 × V _{ISO} = 6840 V _{RMS} , t = 1 s (100% production test)	5700	V _{RMS}

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air to determine the surge immunity of the package.
- (4) Testing is carried in oil to determine the intrinsic surge immunity of the isolation barrier.
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier are tied together, creating a two-pin device.

6.7 Safety-Related Certifications

VDE	UL
DIN EN IEC 60747-17 (VDE 0884-17), EN IEC 60747-17, DIN EN IEC 62368-1 (VDE 0868-1), EN IEC 62368-1, IEC 62368-1 Clause : 5.4.3 ; 5.4.4.4 ; 5.4.9	Recognized under 1577 component recognition program
Reinforced insulation	Single protection
Certificate number: 40040142	File number: E181974

6.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _S	Safety input, output, or supply current	R _{θJA} = 94°C/W, T _J = 150°C, T _A = 25°C, AVDD = DVDD = 5.5 V			242	mA
		R _{θJA} = 94°C/W, T _J = 150°C, T _A = 25°C, AVDD = DVDD = 3.6 V			369	
P _S	Safety input, output, or total power ⁽¹⁾	R _{θJA} = 94°C/W, T _J = 150°C, T _A = 25°C			1330	mW
T _S	Maximum safety temperature				150	°C

- (1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, R_{θJA}, in the [Thermal Information](#) table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

$T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

$T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where T_{J(max)} is the maximum junction temperature.

$P_S = I_S \times AVDD_{max} + I_S \times DVDD_{max}$, where AVDD_{max} is the maximum high-side voltage and DVDD_{max} is the maximum controller-side supply voltage.

6.9 Electrical Characteristics

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $AVDD = 3.0\text{ V}$ to 5.5 V , $DVDD = 2.7\text{ V}$ to 5.5 V , $INP = -1\text{ V}$ to $+1\text{ V}$, and $INN = AGND = 0\text{ V}$; typical specifications are at $T_A = 25^{\circ}\text{C}$, $AVDD = 5\text{ V}$, $DVDD = 3.3\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT						
R_{IN}	Single-ended input resistance	$INN = AGND$	0.1	2.4		$G\Omega$
R_{IND}	Differential input resistance		0.1	3		$G\Omega$
I_{IB}	Input bias current	$INP = INN = AGND$, $I_{IB} = (I_{INP} + I_{INN}) / 2$	-10	± 3	10	nA
TC_{IB}	Input bias current temperature drift			-7		$\text{pA}/^{\circ}\text{C}$
I_{IO}	Input offset current	$I_{IO} = I_{INP} - I_{INN}$	-5	± 1	5	nA
C_{IN}	Single-ended input capacitance	$INN = AGND$		2		pF
C_{IND}	Differential input capacitance			2		pF
CMTI	Common-mode transient immunity	$ AGND - DGND = 1\text{ kV}$	100	150		$\text{kV}/\mu\text{s}$
CMRR	Common-mode rejection ratio	$INP = INN$, $f_{IN} = 0\text{ Hz}$, $V_{CM\ min} \leq V_{CM} \leq V_{CM\ max}$		-104		dB
		$INP = INN$, $f_{IN} = 10\text{ kHz}$, $-0.5\text{ V} \leq V_{IN} \leq 0.5\text{ V}$		-89		
PSRR	Power-supply rejection ratio	PSRR vs AVDD, at DC		-86		dB
		PSRR vs AVDD, 100-mV and 10-kHz ripple		-86		
DC ACCURACY						
E_O	Offset error ^{(1) (2)}	$INP = INN = AGND$, $T_A = 25^{\circ}\text{C}$	-0.5	± 0.04	0.5	mV
TCE_O	Offset error temperature drift ⁽⁴⁾		-4	± 0.6	4	$\mu\text{V}/^{\circ}\text{C}$
E_G	Gain error ⁽²⁾	$T_A = 25^{\circ}\text{C}$	-0.2%	$\pm 0.03\%$	0.2%	
TCE_G	Gain error temperature drift ⁽⁵⁾		-40	± 20	40	$\text{ppm}/^{\circ}\text{C}$
DNL	Differential nonlinearity	Resolution: 16 bits	-0.99		0.99	LSB
INL	Integral nonlinearity ⁽³⁾	Resolution: 16 bits	-5	± 1.6	5	LSB
AC ACCURACY						
THD	Total harmonic distortion ⁽⁶⁾	$V_{IN} = 2 V_{PP}$, $f_{IN} = 1\text{ kHz}$, single-ended input ($A_{INN} = AGND$)		-91	-82	dB
DIGITAL OUTPUT (CMOS)						
C_{LOAD}	Output load capacitance			15		pF
V_{OH}	High-level output voltage	$I_{OH} = -20\ \mu\text{A}$		$DVDD - 0.1$		V
		$I_{OH} = -4\text{ m}$		$DVDD - 0.4$		
V_{OL}	Low-level output voltage	$I_{OL} = 20\ \mu\text{A}$			0.1	V
		$I_{OL} = 4\text{ m}$			0.4	

6.9 Electrical Characteristics (continued)

minimum and maximum specifications apply from $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $AVDD = 3.0\text{ V}$ to 5.5 V , $DVDD = 2.7\text{ V}$ to 5.5 V , $INP = -1\text{ V}$ to $+1\text{ V}$, and $INN = AGND = 0\text{ V}$; typical specifications are at $T_A = 25^\circ\text{C}$, $AVDD = 5\text{ V}$, $DVDD = 3.3\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
$AVDD_{UV}$	AVDD undervoltage detection threshold	AVDD rising	2.1		2.65	V
		AVDD falling	1.95		2.5	
$DVDD_{UV}$	DVDD undervoltage detection threshold	DVDD rising	2.2	2.45	2.65	V
		DVDD falling	1.8		2.2	V
I_{AVDD}	High-side supply current	$3\text{ V} \leq AVDD \leq 3.6\text{ V}$		5.8	7.6	mA
		$4.5\text{ V} \leq AVDD \leq 5.5\text{ V}$		6.4	8.4	
I_{DVDD}	Low-side supply current	$2.7\text{ V} \leq DVDD \leq 3.6\text{ V}$, $C_{LOAD} = 15\text{ pF}$		4	5.1	mA
		$4.5\text{ V} \leq DVDD \leq 5.5\text{ V}$, $C_{LOAD} = 15\text{ pF}$		4.4	5.8	

- (1) This parameter is input referred.
- (2) The typical value includes one sigma statistical variation.
- (3) Integral nonlinearity is defined as the maximum deviation from a straight line passing through the end-points of the ideal ADC transfer function expressed as number of LSBs or as a percent of the specified linear full-scale range FSR.
- (4) Offset error temperature drift is calculated using the box method, as described by the following equation:
 $TCE_O = (E_{O,MAX} - E_{O,MIN}) / TempRange$ where $E_{O,MAX}$ and $E_{O,MIN}$ refer to the maximum and minimum E_O values measured within the temperature range (-40 to 125°C).
- (5) Gain error temperature drift is calculated using the box method, as described by the following equation:
 $TCE_G (ppm) = ((E_{G,MAX} - E_{G,MIN}) / TempRange) \times 10^4$ where $E_{G,MAX}$ and $E_{G,MIN}$ refer to the maximum and minimum E_G values (in %) measured within the temperature range (-40 to 125°C).
- (6) THD is the ratio of the rms sum of the amplitudes of first five higher harmonics to the amplitude of the fundamental.

6.10 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{CLK}	Internal clock frequency		9.5	10	10.5	MHz
	Internal clock duty cycle		45%	50%	55%	
t_H	DOUT hold time after rising edge of CLKOUT	$C_{LOAD} = 15\text{ pF}$	3.5			ns
t_D	DOUT hold time after rising edge of CLKOUT	$C_{LOAD} = 15\text{ pF}$			15	ns
t_r	DOUT and CLKOUT rise time	10% to 90%, $2.7\text{ V} \leq DVDD \leq 3.6\text{ V}$, $C_{LOAD} = 15\text{ pF}$		2.5	6	ns
		10% to 90%, $4.5\text{ V} \leq DVDD \leq 5.5\text{ V}$, $C_{LOAD} = 15\text{ pF}$		3.2	6	
t_f	DOUT and CLKOUT fall time	10% to 90%, $2.7\text{ V} \leq DVDD \leq 3.6\text{ V}$, $C_{LOAD} = 15\text{ pF}$		2.2	6	ns
		10% to 90%, $4.5\text{ V} \leq DVDD \leq 5.5\text{ V}$, $C_{LOAD} = 15\text{ pF}$		2.9	6	
t_{ASTART}	Device start-up time	AVDD step from 0 to 3.0 V with $DVDD \geq 2.7\text{ V}$ to bitstream valid, 0.1% settling		0.25		ms

6.11 Timing Diagrams




Figure 6-1. Digital Interface Timing








Figure 6-2. Device Start-Up Timing

6.12 Insulation Characteristics Curves



6.13 Typical Characteristics

at AVDD = 5 V, DVDD = 3.3 V, INP = -1 V to 1 V, INN = AGND, and sinc³ filter with OSR = 256 (unless otherwise noted)



Total uncalibrated output error (in %) is defined as:

$$\left(\frac{\text{Output Code}}{2^{16}} - \frac{(V_{IN} + 1.25 \text{ V})}{2.5 \text{ V}} \right) \times 100$$
 where $V_{IN} = (V_{INP} - V_{INN})$

Figure 6-6. Total Uncalibrated Output Error vs Input Voltage




Figure 6-7. Single-Ended Input Resistance vs Temperature




Figure 6-8. Differential Input Resistance vs Temperature




Figure 6-9. Input Bias Current vs Common-Mode Input Voltage




Figure 6-10. Input Bias Current vs High-Side Supply Voltage




Figure 6-11. Input Bias Current vs Temperature

6.13 Typical Characteristics (continued)

at AVDD = 5 V, DVDD = 3.3 V, INP = -1 V to 1 V, INN = AGND, and sinc³ filter with OSR = 256 (unless otherwise noted)




Figure 6-12. Common-Mode Rejection Ratio vs Ripple Frequency




Figure 6-13. Power-Supply Rejection Ratio vs Ripple Frequency




Figure 6-14. Offset Error vs High-Side Supply Voltage




Figure 6-15. Offset Error vs Temperature




Figure 6-16. Gain Error vs High-Side Supply Voltage




Figure 6-17. Gain Error vs Temperature

6.13 Typical Characteristics (continued)

at AVDD = 5 V, DVDD = 3.3 V, INP = -1 V to 1 V, INN = AGND, and sinc³ filter with OSR = 256 (unless otherwise noted)




Figure 6-18. Integral Nonlinearity vs Input Voltage




Figure 6-19. Integral Nonlinearity vs Temperature




Figure 6-20. Total Harmonic Distortion vs High-Side Supply Voltage




Figure 6-21. Total Harmonic Distortion vs Temperature




Figure 6-22. Total Harmonic Distortion vs Input Signal Frequency




Figure 6-23. Total Harmonic Distortion vs Input Signal Amplitude

6.13 Typical Characteristics (continued)

at AVDD = 5 V, DVDD = 3.3 V, INP = -1 V to 1 V, INN = AGND, and sinc³ filter with OSR = 256 (unless otherwise noted)




Figure 6-24. Noise Density With Both Inputs Shorted to HGND




Figure 6-25. Frequency Spectrum With 1-kHz Input Signal




Figure 6-26. Frequency Spectrum With 10-kHz Input Signal




Figure 6-27. Supply Current vs Supply Voltage




Figure 6-28. Supply Current vs Temperature


7 Detailed Description

7.1 Overview

The input stage of the AMC1333M10 consists of a fully differential amplifier that feeds the switched-capacitor input of a second-order, delta-sigma ($\Delta\Sigma$) modulator. The modulator converts the analog input signal into a digital bitstream that is transferred across the isolation barrier that separates the high-side from the low-side. The isolated data output DOUT of the converter provides a stream of digital ones and zeros that is synchronous to the internally generated clock source at the CLKOUT pin. The time average of this serial bitstream output is proportional to the analog input voltage.

The silicon-dioxide (SiO_2) based capacitive isolation barrier supports a high level of magnetic field immunity, as described in the [ISO72x Digital Isolator Magnetic-Field Immunity application report](#). The digital modulation used in the AMC1333M10 to transmit data across the isolation barrier, and the isolation barrier characteristics itself, result in high reliability and common-mode transient immunity.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Analog Input

The high-impedance input stage of the AMC1333M10 feeds a second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator. The modulator converts the analog signal into a bitstream that is transferred over the isolation barrier, as described in the [Isolation Channel Signal Transmission](#) section. The high-impedance and low bias-current input makes the AMC1333M10 suitable for isolated, high-voltage-sensing applications that typically employ high-impedance resistor dividers.

For reduced offset and offset drift, the input buffer is chopper-stabilized with the chopping frequency set at $f_{CLK} / 32$. [Figure 7-1](#) shows the spur at 312.5 kHz that is generated by the chopping frequency for a modulator clock of 10 MHz.




Figure 7-1. Quantization Noise Shaping

There are two restrictions on the analog input signals (INP and INN). First, if the input voltage exceeds the input range specified in the [Absolute Maximum Ratings](#) table, the input current must be limited to 10 mA because the device input electrostatic discharge (ESD) diodes turn on. Second, the linearity and noise performance of the device are ensured only when the differential analog input voltage remains within the specified linear full-scale range V_{FSR} and within the specified input common-mode voltage range V_{CM} , as shown in [Figure 7-2](#) and as specified in the [Recommended Operating Conditions](#) table.




Figure 7-2. Common-Mode Input Voltage Range With a Differential Input Signal of ± 1.25 V

7.3.2 Modulator

Figure 7-3 conceptualizes the second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator implemented in the AMC1333M10. The output V_5 of the 1-bit, digital-to-analog converter (DAC) is subtracted from the input voltage $V_{IN} = (V_{INN} - V_{INP})$, providing an analog voltage V_1 at the input of the first integrator stage. The output of the first integrator feeds the input of the second integrator stage, resulting in an output voltage V_3 that is summed with the input signal V_{IN} and the output of the first integrator V_2 . Depending on the polarity of the resulting voltage V_4 , the output of the comparator is changed. In this case, the 1-bit DAC responds on the next clock pulse by changing the associated analog output voltage V_5 , causing the integrators to progress in the opposite direction and forcing the value of the integrator output to track the average value of the input.




Figure 7-3. Block Diagram of a Second-Order Modulator

The modulator shifts the quantization noise to high frequencies, as depicted in Figure 7-1. Therefore, use a low-pass digital filter at the output of the device to increase the overall performance. This filter is also used to convert the 1-bit data stream at a high sampling rate into a higher-bit data word at a lower rate (decimation). TI's C2000™ and Sitara™ microcontroller families offer a suitable programmable, hardwired filter structure, termed a *sigma-delta filter module* (SDFM), optimized for usage with the AMC1333M10. Alternatively, a field-programmable gate array (FPGA) or complex programmable logic device (CPLD) can be used to implement the filter.

7.3.3 Isolation Channel Signal Transmission

The AMC1333M10 uses an on-off keying (OOK) modulation scheme, as shown in Figure 7-4, to transmit the modulator output bitstream across the SiO₂-based isolation barrier. The transmit driver (TX) illustrated in the *Functional Block Diagram* transmits an internally generated, high-frequency carrier across the isolation barrier to represent a digital *one* and does not send a signal to represent a digital *zero*. The nominal frequency of the carrier used inside the AMC1333M10 is 480 MHz.

Figure 7-4 shows the concept of the on-off keying scheme.




Figure 7-4. OOK-Based Modulation Scheme

7.3.4 Digital Output

A differential input signal of 0 V ideally produces a stream of ones and zeros that are high 50% of the time. A differential input of 1 V produces a stream of ones and zeros that are high 90% of the time. With 16 bits of resolution, that percentage ideally corresponds to code 58982. A differential input of –1 V produces a stream of ones and zeros that are high 10% of the time and ideally results in code 6553 with 16-bit resolution. These input voltages are also the specified linear range of the AMC1333M10. If the input voltage value exceeds this range, the output of the modulator shows nonlinear behavior as the quantization noise increases. The output of the modulator clips with a constant stream of zeros with an input less than or equal to –1.25 V, or with a constant stream of ones with an input greater than or equal to 1.25 V. In this case, however, the AMC1333M10 generates a single 1 (if the input is at negative full-scale) or 0 (if the input is at positive full-scale) every 128 clock cycles to indicate proper device function (see the [Output Behavior in Case of a Full-Scale Input](#) section for more details). [Figure 7-5](#) shows the input voltage versus the output modulator signal.




Figure 7-5. Modulator Output vs Analog Input

The density of ones in the output bitstream can be calculated using [Equation 1](#) for any input voltage ($V_{IN} = V_{INP} - V_{INN}$) value with the exception of a full-scale input signal, as described in [Output Behavior in Case of a Full-Scale Input](#):

$$\rho = \frac{V_{IN} + V_{Clipping}}{2 \times V_{Clipping}} \quad (1)$$

7.3.4.1 Output Behavior in Case of a Full-Scale Input

If a full-scale input signal is applied to the AMC1333M10 (that is, $|V_{IN}| \geq |V_{Clipping}|$), the device generates a single one or zero every 128 bits at DOUT, as shown in [Figure 7-6](#), depending on the actual polarity of the signal being sensed. In this way, differentiating between a missing AVDD and a full-scale input signal is possible on the system level.




Figure 7-6. Full-Scale Output of the AMC1333M10

7.3.4.2 Output Behavior in Case of a Missing High-Side Supply

If the high-side supply is missing, the device provides a constant bitstream of logic 0's at the output, as shown in [Figure 7-7](#); that is, DOUT is permanently low. A one is not generated every 128 clock pulses, which differentiates this condition from a valid negative full-scale input. This feature is useful to identify high-side power-supply problems on the board.




Figure 7-7. Output of the AMC1333M10 in Case of a Missing High-Side Supply

7.4 Device Functional Modes

The AMC1333M10 is operational when the power supplies AVDD and DVDD are applied as specified in the [Recommended Operating Conditions](#) table.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The high input impedance, low input bias current, bipolar input voltage range, excellent accuracy, and low temperature drift make the AMC1333M10 a high-performance solution for industrial applications where isolated AC or DC voltage sensing is required.

8.2 Typical Application

Isolated modulators are widely used for voltage measurements in high-voltage applications that must be isolated from a low-voltage domain. Typical applications are AC line voltage measurements, either line-to-neutral or line-to-line in grid-connected equipment.

[Figure 8-1](#) illustrates a simplified schematic of an AC motor drive application that uses three AMC1333M10 devices to measure the AC line voltage on each phase of a three-phase system. The AC line voltage is divided down to an approximate ± 1 -V level across the bottom resistor (RSNS) of a high-impedance resistive divider that is sensed by the AMC1333M10. The digital output of the AMC1333M10 is galvanically isolated from the input and processed by a digital sigma-delta filter module (SDFM) inside the TMS320F28x7x microcontroller on the low-voltage side of the system. A common high-side power supply (AVDD) for all three AMC1333M10 devices is generated from the low-side supply (DVDD) of the system by an isolated DC/DC converter circuit. A low-cost solution is based on the push-pull driver [SN6501](#) and a transformer that supports the desired isolation voltage ratings.

The high-impedance input, high input voltage range, and the high common-mode transient immunity (CMTI) of the AMC1333M10 ensure reliable and accurate operation even in high-noise environments.




Figure 8-1. Using the AMC1333M10 for AC Line-Voltage Sensing in an AC Motor Drive Application

8.2.1 Design Requirements

Table 8-1 lists the parameters for this typical application.

Table 8-1. Design Requirements

PARAMETER	120-V _{RMS} LINE VOLTAGE	230-V _{RMS} LINE VOLTAGE
System input voltage	120 V ±10%, 60 Hz	230 V ±10%, 50 Hz
High-side supply voltage	3.3 V or 5 V	3.3 V or 5 V
Low-side supply voltage	3.3 V or 5 V	3.3 V or 5 V
Maximum resistor operating voltage	75 V	75 V
Voltage drop across the sense resistor (RSNS) for a linear response	±1 V (maximum)	±1 V (maximum)
Current through the resistive divider, I _{CROSS}	100 µA	100 µA

8.2.2 Detailed Design Procedure

This discussion covers the 230-V_{RMS} example. The procedure for calculating the resistive divider for the 120-V_{RMS} use case is identical.

The 100-µA, cross-current requirement at peak input voltage (360 V) determines that the total impedance of the resistive divider is 3.6 MΩ. The impedance of the resistive divider is dominated by the top resistors (shown exemplary as R1 and R2 in Figure 8-1) and the voltage drop across RSNS can be neglected for a short time. The maximum allowed voltage drop per unit resistor is specified as 75 V; therefore, the total minimum number of unit resistors in the top portion of the resistive divider is 360 V / 75 V = 5. The calculated unit value is 3.6 MΩ / 5 = 720 kΩ, and the next closest value from the E96 series is 715 kΩ.

The sense resistor value RSNS is sized such that the voltage drop across the impedance at maximum input voltage (360 V) equals the linear full-scale input voltage (V_{FSR}) of the AMC1333M10 (that is, +1 V). RSNS is calculated as $RSNS = V_{FSR} / (V_{Peak} - V_{FSR}) \times R_{TOP}$, where R_{TOP} is the total value of the top resistor string (5 × 715 kΩ = 3575 kΩ). The resulting value for RSNS is 10.04 kΩ, and the next closest value from the E96 series is 10.0 kΩ.

Table 8-2 summarizes the design of the resistive divider.

Table 8-2. Resistor Value Examples

PARAMETER	120-V _{RMS} LINE VOLTAGE	230-V _{RMS} LINE VOLTAGE
Peak voltage	190 V	360 V
Unit resistor value, R _{TOP}	634 kΩ	715 kΩ
Number of unit resistors in R _{TOP}	3	5
Sense resistor value, RSNS	10.2kΩ	10.0 kΩ
Total resistance value (R _{TOP} + RSNS)	1912.2 kΩ	3885.0 kΩ
Resulting current through resistive divider, I _{CROSS}	99.4 µA	100.4 µA
Resulting full-scale voltage drop across sense resistor RSNS	1.013 V	1.004 V
Peak power dissipated in R _{TOP} unit resistor	6.3 mW	7.2 mW
Total peak power dissipated in resistive divider	18.9 mW	36.2 mW

8.2.2.1 Input Filter Design

Placing an RC filter in front of the isolated modulator improves signal-to-noise performance of the signal path. In practice, however, the impedance of the resistor divider is high and only a small value filter capacitor can be used not to limit the signal bandwidth to an unacceptable low value. Design the input filter such that the cutoff frequency of the filter is at least one order of magnitude lower than the sampling frequency (10 MHz) of the internal $\Delta\Sigma$ modulator.

Most voltage-sensing applications use high-impedance resistor dividers in front of the isolated amplifier to scale down the input voltage. In this case, an additional resistor is not required and a single capacitor (as shown in [Figure 8-2](#)) is sufficient to filter the input signal.




Figure 8-2. Input Filter

8.2.2.2 Bitstream Filtering

The modulator generates a bitstream that is processed by a digital filter to obtain a digital word similar to a conversion result of a conventional analog-to-digital converter (ADC). [Equation 2](#) shows a sinc^3 -type filter, which is a very simple filter that is built with minimal effort and hardware.

$$H(z) = \left(\frac{1 - z^{-\text{OSR}}}{1 - z^{-1}} \right)^3 \quad (2)$$

This filter provides the best output performance at the lowest hardware size (count of digital gates) for a second-order modulator. All characterization in this document is also done with a sinc^3 filter with an oversampling ratio (OSR) of 256 and an output word width of 16 bits.

An example code for implementing a sinc^3 filter in an FPGA is discussed in the [Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications](#) application note, available for download at www.ti.com.

For modulator output bitstream filtering, a device from TI's C2000 or Sitara microcontroller families is recommended. These families support multichannel dedicated hardwired filter structures that significantly simplify system level design by offering two filtering paths per channel: one path provides high-accuracy results for the control loop and the other provides a fast-response path for overcurrent detection.

A [delta sigma modulator filter calculator](#) is available for download at www.ti.com that aids in the filter design and selecting the right OSR and filter order to achieve the desired output resolution and filter response time.

8.2.3 Application Curve

The effective number of bits (ENOB) is often used to compare the performance of ADCs and $\Delta\Sigma$ modulators. Figure 8-3 shows the ENOB of the AMC1333M10 with different oversampling ratios.




Figure 8-3. Measured Effective Number of Bits vs Oversampling Ratio

8.3 What to Do and What Not to Do

Do not leave the inputs of the AMC1333M10 unconnected (floating) when the device is powered up. If either modulator input is left floating, the input bias current can drive this input beyond the specified common-mode input voltage range. If both inputs are beyond that range, the gain of the front-end diminishes and the output bitstream is not valid.

Connect the high-side ground (AGND) to INN, either by a hard short or through a resistive path. A DC current path between INN and AGND is required to define the input common-mode voltage. Take care not to exceed the input common-mode range, as specified in the [Recommended Operating Conditions](#) table. For best accuracy, route the ground connection as a separate trace that connects directly to the sense resistor rather than shorting AGND to INN directly at the input to the device. See the [Layout](#) section for more details.

Do not connect protection diodes to the inputs (INP or INN) of the AMC1333M10. Diode leakage current can introduce significant measurement error especially at high temperatures. The input pin is protected against high voltages by its ESD protection circuit and the high impedance of the external resistive divider.

9 Power Supply Recommendations

In a typical application, the high-side power supply (AVDD) for the AMC1333M10 is generated from the low-side supply (DVDD) by an isolated DC/DC converter. A low-cost solution is based on the push-pull driver [SN6501](#) and a transformer that supports the desired isolation voltage ratings.

The AMC1333M10 does not require any specific power-up sequencing. The high-side power supply (AVDD) is decoupled with a low-ESR, 100-nF capacitor (C1) parallel to a low-ESR, 1- μ F capacitor (C2). The low-side power supply (DVDD) is equally decoupled with a low-ESR, 100-nF capacitor (C3) parallel to a low-ESR, 1- μ F capacitor (C4). Place all four capacitors (C1, C2, C3, and C4) as close to the device as possible. [Figure 9-1](#) shows a decoupling diagram for the AMC1333M10.




Figure 9-1. Decoupling of the AMC1333M10

Capacitors must provide adequate effective capacitance under the applicable DC bias conditions they experience in the application. Multilayer ceramic capacitors (MLCC) typically exhibit only a fraction of their nominal capacitance under real-world conditions and this factor must be taken into consideration when selecting these capacitors. This problem is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.

10 Layout

10.1 Layout Guidelines

Figure 10-1 shows a layout recommendation with the critical placement of the decoupling capacitors (as close as possible to the AMC1333M10 supply pins) and placement of the other components required by the device. For best performance, place the sense resistor close to the device input pins (INN and INP).

10.2 Layout Example




Figure 10-1. Recommended Layout of the AMC1333M10

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Isolation Glossary application report](#)
- Texas Instruments, [Semiconductor and IC Package Thermal Metrics application report](#)
- Texas Instruments, [ISO72x Digital Isolator Magnetic-Field Immunity application report](#)
- Texas Instruments, [TMS320F28004x Piccolo™ Microcontrollers data sheet](#)
- Texas Instruments, [TMS320F2807x Piccolo™ Microcontrollers data sheet](#)
- Texas Instruments, [TMS320F2837xD Dual-Core Delfino™ Microcontrollers data sheet](#)
- Texas Instruments, [TPS763 Low-Power, 150-mA, Low-Dropout Linear Regulator data sheet](#)
- Texas Instruments, [ISO72x Digital Isolator Magnetic-Field Immunity](#)
- Texas Instruments, [Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications application report](#)
- Texas Instruments, [SN6501 Transformer Driver for Isolated Power Supplies data sheet](#)
- Texas Instruments, [Delta Sigma Modulator Filter Calculator design tool](#)

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
AMC1333M10DWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1333M10	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC1333M10DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC1333M10DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0



DWV0008A


SOIC - 2.8 mm max height

SOIC




NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



LAND PATTERN EXAMPLE
9.1 mm NOMINAL CLEARANCE/CREEPAGE
SCALE:6X




SOLDER MASK DETAILS

4218796/A 09/2013

NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL
 SCALE:6X

4218796/A 09/2013

NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated