# MP6928A



Fast Turn-Off, Dual-Channel Intelligent Rectifier with Adaptive Forward Regulation Voltage and Ultra-Low Sleep Mode Current

## **DESCRIPTION**

The MP6928A is a dual-channel, fast-turn off, intelligent rectifier for synchronous rectification in LLC-resonant converters.

The IC drives two N-channel MOSFETs and regulates their forward voltage drop to adaptive  $V_{\text{FWD}}$ . The IC turns the MOSFETs off before the switching current goes negative.

The MP6928A has light-load functionality to latch off the gate driver under light-load conditions, thus limiting the current below 150µA.

Fast turn-off enables continuous conduction mode and discontinuous conduction mode. Internal reverse-current protection ensures safe MOSFET operation under high-frequency, continuous current conditions.

The MP6928A requires a minimal number of readily available, standard external components. It is available in an SOIC-8 package.

## **FEATURES**


- Works with 12V Standard and 5V Logic Level FETS
- Compatible with Energy Star, 0.5W Standby Requirements
- Fast Turn-Off Total Delay
- 4.3V to 35V Wide VDD Operating Range
- <150µA Quiescent Current</li>
- Supports CCM, CrCM, and DCM Operation
- Supports High-Side and Low-Side Rectification
- Available in an SOIC-8 Package

## **APPLICATIONS**

- AC/DC Adapters
- LCDs & PDP TVs
- Telecom SMPS

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

## TYPICAL APPLICATION





# **ORDERING INFORMATION**

Part Number*	Package	Top Marketing	MSL Rating
MP6928AGS	SOIC-8	See Below	2


<sup>\*</sup> For Tape & Reel, add suffix -Z (e.g. MP6928AGS-Z).

# **TOP MARKING (MPQ6526GUE-AEC1)**

MP6928A LLLLLLLL MPSYWW

MP6928A: Part number LLLLLLL: Lot number MPS: MPS prefix Y: Year code WW: Week code

# **PACKAGE REFERENCE**





## PIN FUNCTIONS

Pin#	Name	Description
1	VG2	MOSFET 2 gate driver output.
2	PGND	Power ground.
3	LL	<b>Light load timing setting.</b> Connect a resistor from LL to GND to set the light-load exit delay. Leave this pin open to disable light-load mode. Pull LL low to eliminate the light-load exit delay.
4	VD2	MOSFET 2 voltage-sense drain.
5	VSS	Source pin used as reference for VD1 and VD2.
6	VD1	MOSFET 1 voltage-sense drain.
7	VDD	Supply voltage.
8	VG1	MOSFET 1 gate driver output.

# **ABSOLUTE MAXIMUM RATINGS (1)**

VDD to VSS	0.3V to +38V
PGND to VSS	0.3V to +0.3V
V <sub>G</sub> to VSS	0.3V to +15V
VD to VSS	1V to +200V
LL to VSS	0.3V to +6.5V
Continuous power dissipation (7	$\Gamma_{A} = 25^{\circ}C)^{(2)}$
SOIC-8	1.4W
Junction temperature	150°C
Lead temperature (solder)	260°C
Storage temperature	-55°C to +150°C

# ESD Ratings

Human body model (HBM)	
VD1, VD2	500V
Other pins	2000V
Charged device model (CDM)	
VD1, VD2	1000V
Other pins	2000V

# **Recommended Operation Conditions** (3) VDD-VSS....... 4.3V to 35V

		· · · · · · · · · · · ·	
Operating junction temp	(T <sub>J</sub> )	-40°C to	+125°C

Thermal Resistance (4)	$oldsymbol{ heta}_{JA}$	$oldsymbol{ heta}_{JC}$	
SOIC-8	90	45	°C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-to-ambient thermal resistance,  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J$  (MAX)  $T_A$ ) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the device will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



# **ELECTRICAL CHARACTERISTICS**

VDD = 12V,  $T_J$  = -40°C to +125°C, unless otherwise noted.

Parameter	meter Symbol Conditions			Тур	Max	Units
VDD voltage range			4.3		35	V
VDD UVLO rising		LL floating, fsw = 50kHz	3.8	4.05	4.3	V
VDD UVLO hysteresis			0.2	0.28	0.39	V
Operating current	Icc	VDD = 12V, C <sub>LOAD</sub> = 4.7nF, f <sub>SW</sub> = 100kHz		10	15	mA
Quiescent current	Ιq	VDD = 5V, VSS-VD = 0.5V		4.0	6.0	mA
Quiescent current	iQ	VDD = 12V, VSS-VD = 0.5V		1.9	2.5	
Shutdown current		VDD = 3.7V	40	55	70	μΑ
Light-load mode current		$R_{LL} = 50k\Omega$ , $VD = 5V$	40	85	130	μΑ
Thermal shutdown (5)				160		°C
Thermal shutdown				25		°C
hysteresis (5)				20		C
Control Circuitry						
VSS - VD forward voltage (1st stage)	V <sub>FWD-HIGH</sub>		32	52	75	mV
VSS - VD forward voltage (2nd stage)	$V_{\text{FWD-LOW}}$		70	105	140	mV
Turn-off threshold (VSS - VD)	$V_{Drv\text{-}Off}$		-30	-15	0	mV
Turn on dolor	tdon	$C_{LOAD} = 4.7 nF$ , $V_{GS} = 2V$		180	280	ns
Turn-on delay	t <sub>DON</sub>	$C_{LOAD} = 10nF, V_{GS} = 2V$		240	380	ns
Input bias current on the VD pin		VD = 180V			1	μΑ
Turn-on blanking time	t <sub>BON</sub>	$C_{LOAD} = 4.7 nF$	0.65	1.0	1.45	μs
Turn-off blanking time	<b>t</b> BOFF	$C_{LOAD} = 4.7nF$	1.15	1.7	2.25	μs
Light-load enter timing threshold	tll		50	75	100	μs
Light-load enter switch-off threshold (V <sub>G1/2</sub> - VSS) <sup>(6)</sup>	V <sub>LL-GS</sub>			2.5		V
Light-load exit pulse width	t <sub>EXIT</sub>		0.9	1.55	2.3	μs
Light-load exit delay	texit-Delay	$R_{LL} = 1M\Omega$	0.65	1.0	1.35	ms
Light-load exit switch-on threshold (V <sub>DS</sub> )	V <sub>LL-DS</sub>		-330	-215	-100	mV



# **ELECTRICAL CHARACTERISTICS**

VDD = 12V,  $T_J$  = -40°C to +125°C, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Gate Driver Selection						
V <sub>G</sub> (low)	$V_{G-L}$	I <sub>LOAD</sub> = 1mA			0.1	V
		VDD ≥ 9V	8	8.6	9.2	<b>V</b>
V <sub>G</sub> (high)	$V_{G-H}$	VDD < 9V	VDD - 0.1	VDD		V
Turn-on threshold (V <sub>DS</sub> )	V <sub>On_DS</sub>		-330	-250	-170	mV
Turn-off propagation delay		VD = VSS		15	45	ns
		$VDD = 12V$ , $VD = VSS$ , $C_{LOAD} = 4.7nF$ , $R_{GATE} = 0\Omega$ , $V_{GS} = 2V$		35	85	20
Turn off total dolay		$\begin{aligned} VDD &= 4.3V, \ VD = VSS, \ C_{LOAD} = 4.7nF, \\ R_{GATE} &= 0\Omega, \ V_{GS} = 2V \end{aligned}$		30	80	ns
Turn-off total delay		$VDD = 12V$ , $VD = VSS$ , $C_{LOAD} = 10nF$ , $R_{GATE} = 0\Omega$ , $V_{GS} = 2V$		45	100	20
	tdoff	$\begin{split} VDD &= 4.3V,  VD = VSS,  C_{LOAD} = 10nF, \\ R_{GATE} &= 0\Omega,  V_{GS} = 2V \end{split}$		40	90	ns
Maximum source current <sup>(6)</sup>				0.25		Α
Pull-down impedance				0.7	1.5	Ω


#### Notes:


- 5) Guaranteed by characterization.6) Guaranteed by design.





# TYPICAL PERFORMANCE CHARACTERISTICS


VDD = 12V, unless otherwise noted.


















# TYPICAL PERFORMANCE CHARACTERISTICS (continued)

VDD = 12V, unless otherwise noted.


Turn-On Delay vs. Temperature



VSS - VD Forward Voltage vs. Temperature



VSS - VD Forward Voltage vs.



CH2: V<sub>DS1</sub>

CH1: V<sub>GS1</sub>

CH4: I<sub>SD1</sub>

CH2: V<sub>DS2</sub>

CH1: V<sub>GS2</sub>

CH4: I<sub>SD2</sub>




# TYPICAL PERFORMANCE CHARACTERISTICS (continued)

VDD = 12V, unless otherwise noted.


# Operation in 180W LLC Converter

 $V_{IN} = 240 V_{AC}$ ,  $V_{OUT} = 12 V$ ,  $I_{OUT} = 5 A$ 




# Operation in 180W LLC Converter

 $V_{IN} = 240V_{AC}, V_{OUT} = 12V, I_{OUT} = 15A$ 




## **Operation in 180W LLC Converter**

 $V_{IN} = 240V_{AC}$ ,  $V_{OUT} = 12V$ ,  $I_{OUT} = 5A$ 



## **Operation in 180W LLC Converter**

 $V_{IN} = 240V_{AC}$ ,  $V_{OUT} = 12V$ ,  $I_{OUT} = 15A$ 





# **FUNCTIONAL BLOCK DIAGRAM**




Figure 1: Functional Block Diagram



## **OPERATION**

The MP6928A can operate in discontinuous conduction mode (DCM), continuous conduction mode (CCM), or critical conduction mode (CrCM). When the device operates in DCM or CrCM, the control circuitry controls the gate in forward mode. The gate turns off when the MOSFET current is low. In CCM, the control circuitry turns off the gate during very fast transients.

## **VD Clamp**

Because VD1/2 can go as high as 180V, a high-voltage JFET is used at the input. To prevent excessive currents when VD1/2 drops below -0.7V, place a  $1k\Omega$  resistor between VD1/2 and the drain of the external MOSFET.

## **Under-Voltage Lockout (UVLO)**

When VDD falls below the under-voltage lockout (UVLO) threshold (about 4.3V), the MP6928A enters sleep mode and  $V_{\rm G1/2}$  remains low.

#### **Thermal Shutdown**

If the MP6928A's junction temperature exceeds  $165^{\circ}$ C,  $V_{G1/2}$  is pulled low, and the device stops switching. The IC resumes normal function after the junction temperature drops by  $25^{\circ}$ C.

#### **Turn-On Phase**

When the switching current flows through the MOSFET's body diode, there is a negative voltage drop (VD - VSS) across the body diode.  $V_{DS}$  falls below the turn-on threshold of the control circuitry ( $V_{LL-DS}$ ), which triggers a charge current to turn on the MOSFET (see Figure 2).

#### **Turn-On Blanking Time**

The control circuitry offers a blanking function that ensures the MOSFET remains on or off for  $t_{BON}$  (about 1µs), which determines the minimum turn-on time. During the turn-on blanking period, the turn-off threshold is not blanked completely and changes to about 100mV (instead of - $V_{Drv-Off}$ , which is about 15mV).

This ensures that the part can always turn off, though it turns off more slowly during the turn-on blanking period. To avoid shoot-through, set the synchronous period below  $t_{\text{BON}}$  during CCM in the LLC converter.

#### **Conduction Phase**

When  $V_{DS}$  rises above the forward voltage drop (- $V_{Fwd\text{-High}}$ ) according to the decrease in switching current, the MP6928A pulls down the gate voltage. This eases the rise of  $V_{DS}$  by raising the on resistance of the synchronous MOSFET.

The forward voltage drop switches to a lower level (-V<sub>Fwd-Low</sub>) when -V<sub>Fwd-High</sub> is triggered.

Figure 2 shows how  $V_{DS}$  is adjusted to be approximately - $V_{Fwd-Low}$ , even when the current through the MOSFET is fairly low. This function sets a low driver voltage when the synchronous MOSFET turns off, which boosts the turn-off speed.




Figure 2: Turn-On/Off Timing Diagram

#### **Turn-Off Phase**

When V<sub>DS</sub> rises to trigger the turn-off threshold, the gate voltage is pulled to zero after a very short turn-off delay (see Figure 2).

#### **Turn-Off Blanking Time**

When  $V_{DS}$  reaches the turn-off threshold (- $V_{Drv-Off}$ ) and the gate driver is pulled to zero, a turn-off blanking time is triggered. This ensures the gate driver is off for a minimum  $t_{BOFF}$  to avoid any error triggers on  $V_{DS}$ .

The turn-off blanking time is removed when turn on time exceeds  $t_{\text{BOFF}}$ , and  $V_{\text{DS}}$  exceeds 2V with a rising edge.

#### **Light-Load Latch-Off Function**

To improve efficiency, the MP6928A's gate driver latches off to reduce driver loss under light-load conditions.



When the LLC converter enters burst mode under light load, the MP6928A latches off the gate driver and monitors the switch-off time by comparing the CH1 SR gate (VG1) driver with the light-load enter switch-off threshold ( $V_{LL\text{-}GS}$ ). If the CH1 SR gate driver voltage remains below  $V_{LL\text{-}GS}$  for the light-load enter timing threshold ( $t_{LL}$ , about 75 $\mu$ s), the IC latches off the gate driver to reduce power loss (see Figure 3).




Figure 3: The MP6928A Enters Light-Load Mode

During light-load mode, the MP6928A monitors the MOSFET's body diode conduction time. If the body diode conduction time exceeds  $t_{\text{Exit}}$  (about 1.55µs) every cycle, the IC identifies that the system is exiting burst mode and initiates the gate driver after a delay time ( $t_{\text{Exit-Delav}}$ ) (see Figure 4).




Figure 4: The MP6928A Exits Light-Load Mode

 $t_{\text{Exit-Delay}}$  is configurable by connecting a resistor (R<sub>LL</sub>) from the LL pin to GND. By monitoring the LL pin voltage,  $t_{\text{Exit-Delay}}$  can be calculated with Equation (1):

$$t_{\text{Exit\_Delay}} = R_{\text{LL}}(k\Omega) \times \frac{50 \mu s}{50(k\Omega)}$$
 (1)

Light-load mode cannot be triggered if LL is floating.

If light-load mode ends during the rectification cycle, the gate driver signal does not appear until the next rectification cycle begins (see Figure 5).




Figure 5: Gate Driver Start after Existing Light-Load Mode



## APPLICATION INFORMATION

## **SR MOSFET Selection and Driver Ability**

Power MOSFET selection is a tradeoff between R<sub>DS(ON)</sub> and Q<sub>G</sub>. To achieve high efficiency, a MOSFET with lower R<sub>DS(ON)</sub> is recommended. A higher Q<sub>G</sub> paired with a lower R<sub>DS(ON)</sub> lowers the turn-on/off speed and increases power loss.

For the MP6928A, V<sub>DS</sub> is adjusted at V<sub>FWD</sub> during the driving period. A MOSFET with low R<sub>DS(ON)</sub> is not recommended because the gate driver may be kept at a fairly low level, even when the system load is high. This means there is no advantage to having a low R<sub>DS(ON)</sub>

Figure 6 shows a typical LLC secondary side waveform. To achieve a fairly high usage of the MOSFET's R<sub>DS(ON)</sub>, it is expected that the MOSFET driver voltage is maximized until the last 25% of the SR conduction period.




Figure 6: Synchronous Rectification Typical waveform in LLC

Calculate  $V_{DS}$  with Equation (2):

$$V_{\text{DS}} = -R_{\text{DS(ON)}} \times \frac{\sqrt{2}}{2} \times I_{\text{PEAK}} = -R_{\text{DS(ON)}} \times I_{\text{OUT}} = -V_{\text{Fwd\_high}} \quad \text{(2)}$$

Where  $V_{DS}$  is the MOSFET's drain-source voltage.

It is recommended to keep the MOSFET's R<sub>DS(ON)</sub> above  $V_{FWD}$  /  $I_{OUT}$  (m $\Omega$ ). For example, in a 10A application where  $V_{FWD}$  is set to 50mV,  $R_{DS(ON)}$ should not be below  $5m\Omega$ .

The MOSFET's Q<sub>G</sub> affects the turn-on/off delay. Figure 2 shows the turn-on delay (tDON) and turnoff delay (t<sub>DOFF</sub>). t<sub>DON</sub> indicates how long the body diode conducts before the MOSFET turns on. while t<sub>DOFF</sub> indicates how long the driver takes

to turn off the MOSFET. A longer turn-on delay means MOSFET's body diode conducts for longer, which lowers overall efficiency. A longer turn-off delay increases the risk of shoot-through during CCM.

Figure 7 shows t<sub>DON</sub> according to different C<sub>LOAD</sub> values.




Figure 7: Turn-On Delay vs. CLOAD

Figure 8 shows t<sub>DOFF</sub> according to different C<sub>LOAD</sub> values.




Figure 8: Turn-Off Delay vs. CLOAD



Figure 9 shows how t<sub>DON</sub> affects system efficiency.




Figure 9: Turn-On Delay Affects Efficiency

During  $t_{DON}$ , the body diode of the SR MOSFET conducts, which leads to a power loss ( $P_{ON}$ ) that can be calculated with Equation (3):

$$P_{ON} \approx \frac{V_F \times I_F}{2} \times 2f_{SW} \times t_{DON} = V_F \times I_F \times f_{SW} \times t_{DON}$$
 (3)

Where  $V_F$  is the body diode forward voltage drop,  $I_F$  is the switching current when the turn-on delay  $(t_{DON})$  has ended, and  $f_{SW}$  is the switching frequency.

If the switching current is considered to be a complete sine wave,  $I_F$  can be estimated with Equation (4):

$$I_{F} = I_{PEAK} \times sin(2 \times f_{SW} \times t_{DON} \times \pi)$$
 (4)


Where  $I_{PEAK}$  is the peak switching current through the MOSFET, calculated with Equation (5):

$$I_{PEAK} \approx \frac{\pi}{2} \times I_{OUT}$$
 (5)

Where  $I_{OUT}$  is the system output current.

When plugging the values from Equation (4) and Equation (5) into Equation (3), the turn-on delay power loss ( $P_{ON}$ ) through the SR MOSFET's body diode can be calculated with Equation (6):

$$P_{\text{ON}} = \frac{\pi}{2} \times I_{\text{OUT}} \times V_{\text{F}} \times f_{\text{SW}} \times t_{\text{DON}} \times \sin(2 \times f_{\text{SW}} \times t_{\text{DON}} \times \pi)$$
 (6)



Ratio of Turn-on Delay to Switching Cycle (%)

Figure 10: Turn-On Delay vs. Power Loss

Figure 10 shows how different turn-on delay values affect efficiency according to different output voltages. To keep the body diode conduction loss at a fairly low level (below 0.5% of the output power), the turn-on delay should be below 5% of the switching cycle. For example, in a  $f_{SW} = 200 \text{kHz}$  LLC system, the switching cycle is about 5 $\mu$ s. It is recommended to select the MOSFET to make  $t_{DON}$  shorter than 250ns.

The turn-off delay ( $t_{DOFF}$ ) is critical in CCM applications with fast transients. Choose the MOSFET that keeps  $t_{DOFF}$  below the CCM current transient duration. Otherwise, the MOSFET may require a lower  $Q_G$ , or an external totem pole driver circuit may be added to prevent shoot-through.

#### **PCB Layout Guidelines**

PCB layout is critical for stable operation. For the best results, follow the guidelines below:

#### Sensing for VD/VSS

- Keep the sensing connections (VD1/VSS, VD2/VSS) as close to each of the MOSFETs (drain/source) as possible.
- 2. Keep the two channels' sensing loops separated from each other.
- 3. Make the sensing loop as small as possible (see Figure 11).






Figure 11: Sensing for VD/VSS

## VDD Decoupling Capacitor

Figure 12 shows a layout example of the MP6924A driving SOIC-8 package MOSFETs with two separate, small, sensing loops.

1. Place a minimum 1μF decoupling capacitor from VDD to PGND, and close to the IC for adequate filtering (see Figure 12).




Figure 12: Layout Example for Sensing Loop and VDD Decoupling

## System Power Loop

Figure 13 shows a layout example of the power loop trace, which has a minimized loop length. The two channel power traces do not cross one another.

1. Keep the two channels' power loops separated (see Figure 13) to minimize their

- interaction, which may affect the voltage sensing of the IC.
- 2. Make the power loop as small as possible to reduce parasitic inductance.




Figure 13: System Power Loop

 Keep the driver's sensing loop trace away from the power loop trace (see Figure 14). The sensing loop trace and power loop trace can be placed on different layers.





Figure 14: Layout Example for System Power Loop


4. Do not place the driver IC inside the power loop, as it may affect MOSFET voltage sensing.



## PACKAGE INFORMATION


#### **SOIC-8**






#### **TOP VIEW**


**RECOMMENDED LAND PATTERN** 



**FRONT VIEW** 



**SIDE VIEW** 




**DETAIL "A"** 

#### **NOTE:**

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION AA.
- 6) DRAWING IS NOT TO SCALE.



# **CARRIER INFORMATION**



Part Number	Package	Quantity/	Quantity/	Reel	Carrier	Carrier
	Description	Reel	Tube	Diameter	Tape Width	Tape Pitch
MP6928AGS-Z	SOIC-8	2500	100	13in	12mm	8mm



# **REVISION HISTORY**

Revision #	Revision Date	Description	Pages Updated
1.0	8/10/2020	Initial Release	-

**Notice:** The information in this document is subject to change without notice. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.