

4.25 Gbps Precision, 1:2 CML Fanout Buffer with Internal Termination and Fail Safe Input

Features

- Precision 1:2, 400 mV CML Fanout Buffer
- Guaranteed AC Performance over Temperature and Voltage:
 - DC-to >4.25 Gbps Throughput
 - <320 ps Propagation Delay (IN-to-Q)
 - <15 ps Within-Device Skew
 - <85 ps Rise/Fall Times
- Fail Safe Input
 - Prevents Outputs From Oscillating When Input is Invalid
- Ultra-Low Jitter Design
 - 100 fs_{RMS} Typical Additive Jitter
- High-Speed CML Outputs
- 2.5V ±5% or 3.3V ±10% Power Supply Operation
- Industrial Temperature Range: -40°C to +85°C
- Available In 16-lead (3 mm x 3 mm) QFN Package

Applications

- Data Distribution: OC-48, OC-48+FEC, XAU1
- SONET Clock and Data Distribution
- Fibre Channel Clock and Data Distribution
- Gigabit Ethernet Clock And Data Distribution

Markets

- Storage
- ATE
- Test and Measurement
- Enterprise Networking Equipment
- High-End Servers
- Access
- Metro Area Network Equipment


General Description

The SY58606U is a 2.5/3.3V, high-speed, fully differential 1:2 CML fanout buffer optimized to provide two identical output copies with less than 15 ps of skew and 100 fs_{RMS} of typical additive phase jitter. The SY58606U can process clock signals as fast as 3 GHz or data patterns up to 4.25 Gbps.

The differential input includes Microchip's unique, 3-lead input termination architecture that interfaces to LVPECL, LVDS, or CML differential signals, (AC- or DC-coupled) as small as 100 mV (200 mV_{PP}) without any level-shifting or termination resistor networks in the signal path. For AC-coupled input interface applications, an integrated voltage reference (V_{REF-AC}) is provided to bias the V_T pin. The outputs are 400 mV CML, with extremely fast rise/fall times guaranteed to be less than 85 ps.


The SY58606U operates from a 2.5V ±5% supply or 3.3V ±10% supply and is guaranteed over the full industrial temperature range (-40°C to +85°C). For applications that require LVPECL or LVDS outputs, consider Microchip's SY58607U and SY58608U, 1:2 fanout buffers with 800 mV and 325 mV output swings respectively. The SY58606U is part of Microchip's high-speed, Precision Edge[®] product line.

Package Type



SY58606U

Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Supply Voltage (V_{CC})	-0.5V to +4.0V
Input Voltage (V_{IN})	-0.5V to V_{CC}
CML Output Voltage (V_{OUT})	$V_{CC} - 1.0V$ to $V_{CC} + 0.5V$
Current (I_T)	
Source or Sink on VT Pin	±100 mA
Input Current	
Source or Sink Current on, IN, /IN	±50 mA
Current (I_{REF})	
Source or Sink Current on VREF-AC (Note 1)	±1.5 mA
Maximum Operating Junction Temperature	+125°C
Lead Temperature (Soldering, 20 sec.)	+260°C
Storage Temperature (T_S)	-65°C to +150°C

Operating Ratings ††

Supply Voltage (V_{CC})	+2.375V to +3.60V
Ambient Temperature (T_A)	-40°C to +85°C
Package Thermal Resistance (Note 2)	
QFN-16, Still-Air (θ_{JA})	60°C/W
QFN-16, Junction-to-Board (Ψ_{JB})	33°C/W

† Notice: Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

†† Notice: The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

Note 1: Due to the limited drive capability, use for input of the same package only.

2: Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB. Ψ_{JB} and θ_{JA} values are determined for a 4-layer board in still-air number, unless otherwise stated.

SY58606U

DC ELECTRICAL CHARACTERISTICS (Note 1)

Electrical Characteristics: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, unless otherwise stated.

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Power Supply Voltage Range	V_{CC}	2.375	2.5	2.625	V	—
		3.0	3.3	3.6		
Power Supply Current	I_{CC}	—	60	77	mA	No load, max. V_{CC}
Differential Input Resistance (IN-to-/IN)	R_{DIFF_IN}	90	100	110	Ω	—
Input HIGH Voltage (IN, /IN)	V_{IH}	$V_{CC} - 1.6$	—	V_{CC}	V	IN, /IN, Note 2
Input LOW Voltage (IN, /IN)	V_{IL}	0	—	$V_{IH} - 0.1$	V	IN, /IN
Input Voltage Swing (IN, /IN)	V_{IN}	0.1	—	1.7	V	See Figure 5-5, (Note 3)
Differential Input Voltage Swing (IN - /IN)	V_{DIFF_IN}	0.2	—	—	V	See Figure 5-6
Input Voltage Threshold that Triggers FSI	V_{IN_FSI}	—	30	100	mV	—
Output Reference Voltage	V_{REF_AC}	$V_{CC} - 1.3$	$V_{CC} - 1.2$	$V_{CC} - 1.1$	V	—
Voltage from Input to VT	V_{T-IN}	—	—	1.28	V	—

Note 1: The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

2: $V_{IN(MIN)}$ not lower than 1.2V.

3: $V_{IN(MAX)}$ is specified when VT is floating.

CML OUTPUTS DC ELECTRICAL CHARACTERISTICS (Note 1)

Electrical Characteristics: $V_{CC} = +2.5\text{V} \pm 5\%$ or $+3.3\text{V} \pm 10\%$, $R_L = 100\Omega$ across the outputs; $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, unless otherwise stated.

Parameter	Symbol	Min.	Typ.	Max.	Units	Condition
Output High Voltage	V_{OH}	$V_{CC} - 0.02$	$V_{CC} - 0.01$	V_{CC}	V	$R_L = 50\Omega$ to V_{CC}
Output Voltage Swing	V_{OUT}	325	400	—	mV	See Figure 5-5
Differential Output Voltage Swing	V_{DIFF_OUT}	650	800	—	mV	See Figure 5-6
Output Source Impedance	R_{OUT}	45	50	55	Ω	—

Note 1: The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

AC ELECTRICAL CHARACTERISTICS

Electrical Characteristics: $V_{CC} = +2.5V \pm 5\%$ or $+3.3V \pm 10\%$, $R_L = 100\Omega$ across the outputs; Input $t_r/t_f: \leq 300$ ps; $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise stated.

Parameter	Symbol	Min.	Typ.	Max.	Units	Condition
Maximum Frequency	f_{MAX}	4.25	—	—	Gbps	NRZ (Data)
		2.5	3.0	—	GHz	$V_{OUT} \geq 200$ mV (Clock), $V_{IN} \geq 400$ mV
Propagation Delay IN-to-Q	t_{PD}	150	270	400	ps	$V_{IN}: 100$ mV - 200 mV
		120	220	320	ps	$V_{IN}: 200$ mV - 800 mV
Within Device Skew	t_{SKEW}	—	3	15	ps	Note 1
Part-to-Part Skew		—	—	100	ps	Note 2
Additive Jitter	t_{JITTER}	—	100	—	f_{SRMS}	Carrier = 622 MHz Integration Range: 12 kHz – 20 MHz
Output Rise/Fall Time (20% to 80%)	t_r, t_f	30	50	85	ps	At full output swing
Duty Cycle	—	47	—	53	%	Differential I/O

Note 1: Within-device skew is measured between two different outputs under identical input transitions.

2: Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and no skew at the edges at the respective inputs.

TEMPERATURE SPECIFICATIONS

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
Temperature Ranges						
Operating Ambient Temperature Range	T_A	-40	—	+85	$^\circ C$	—
Maximum Operating Junction Temperature	T_J	—	—	+125	$^\circ C$	—
Lead Temperature	—	—	—	+260	$^\circ C$	Soldering, 20 sec.
Storage Temperature Range	T_S	-65	—	+150	$^\circ C$	—
Package Thermal Resistances (Note 1)						
Thermal Resistance, 3x3 QFN-16Ld	θ_{JA}	—	60	—	$^\circ C/W$	Still-air
	ψ_{JB}	—	33	—	$^\circ C/W$	Junction-to-board

Note 1: Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB. ψ_{JB} and θ_{JA} values are determined for a 4-layer board in still-air number, unless otherwise stated.

SY58606U

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

$V_{CC} = 3.3V$, $GND = 0V$, $R_L = 100\Omega$ across the outputs, $T_A = +25^\circ C$, unless otherwise stated.




FIGURE 2-1: Propagation Delay vs. Input Rise/Fall Time.




FIGURE 2-4: Propagation Delay vs. Input Rise/Fall Time.




FIGURE 2-2: Propagation Delay vs. Input Rise/Fall Time.




FIGURE 2-3: Propagation Delay vs. Input Rise/Fall Time.

$V_{CC} = 2.5V$, $GND = 0V$, $V_{IN} = 325\text{ mV}$, Data Pattern: $2^{23}-1$, $R_L = 100\Omega$ across the outputs, $T_A = +25^\circ\text{C}$, unless otherwise stated.




FIGURE 2-5: 1.25 Gbps Data.




FIGURE 2-8: 4.25 Gbps Data.




FIGURE 2-6: 2.5 Gbps Data.




FIGURE 2-9: 625 MHz Clock.




FIGURE 2-7: 3.2 Gbps Data.




FIGURE 2-10: 1.25 GHz Clock.

SY58606U




FIGURE 2-11: 2 GHz Clock.




FIGURE 2-12: 3 GHz Clock.

3.0 ADDITIVE PHASE NOISE PLOT

$V_{CC} = +3.3V$, $T_A = +25^\circ C$.




FIGURE 3-1: Additive Noise Plot.

SY58606U

4.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in [Table 4-1](#).

TABLE 4-1: PIN FUNCTION TABLE

Pin Number	Symbol	Description
1, 4	IN, /IN	Differential Input: This input pair is the differential signal input to the device. Input accepts DC-coupled differential signals as small as 100 mV (200 mV _{PP}). Each pin of this pair internally terminates with 50Ω to the VT pin. If the input swing falls below a certain threshold (typical 30 mV), the Fail Safe Input (FSI) feature will guarantee a stable output by latching the output to its last valid state. See the Input Interface Applications section.
2	VT	Input Termination Center Tap: Each side of the differential input pair terminates to the VT pin. This pin provides a center-tap to a termination network for maximum interface flexibility. See the Input Interface Applications section.
3	VREF-AC	Reference Voltage: This output biases to V _{CC} – 1.2V. It is used for AC-coupling inputs IN and /IN. Connect VREF-AC directly to the VT pin. Bypass with 0.01 μF low-ESR capacitor to VCC. Maximum sink/source current is ±1.5 mA. See the Input Interface Applications section.
5, 8, 13, 16	VCC	Positive Power Supply: Bypass with 0.1 μF//0.01 μF low-ESR capacitors as close to the VCC pins as possible.
6, 7, 14, 15	GND, Exposed pad	Ground: Exposed pad must be connected to a ground plane that is the same potential as the ground pins.
9, 10 11, 12	/Q1, Q1 /Q0, Q0	CML Differential Output Pairs: Differential buffered copies of the input signal. The output swing is typically 400 mV. Unused output pair may be left floating with no impact on jitter. See the CML Output Termination section.

5.0 FUNCTIONAL DESCRIPTION

5.1 Fail-Safe Input (FSI)

The input includes a special fail-safe circuit to sense the amplitude of the input signal and to latch the outputs when there is no input signal present, or when the amplitude of the input signal drops sufficiently below $100\text{ mV}_{\text{PK}}$ ($200\text{ mV}_{\text{PP}}$), typically 30 mV_{PK} . Maximum frequency of SY58606U is limited by the FSI function.

5.2 Input Clock Failure Case

If the input clock fails to a floating, static, or extremely low signal swing, then the FSI function will eliminate a metastable condition and guarantee a stable output. No ringing and no undetermined state will occur at the output under these conditions.

Note that the FSI function will not prevent duty cycle distortion in case of a slowly deteriorating (but still toggling) input signal. Due to the FSI function, the propagation delay will depend on rise and fall time of the input signal and on its amplitude. Refer to the [Typical Performance Curves](#) section for detailed information.

Timing Diagrams




FIGURE 5-1: Propagation Delay.




FIGURE 5-2: Fail Safe Feature.

SY58606U

Input and Output Stage




FIGURE 5-3: Simplified Differential Input Buffer.




FIGURE 5-4: Simplified CML Output Buffer.

Single-Ended and Differential Swings




FIGURE 5-5: Single-Ended Swing.




FIGURE 5-6: Differential Swing.

6.0 INPUT INTERFACE APPLICATIONS




FIGURE 6-1: CML Interface (DC-Coupled) May connect VT to V_{CC}.




FIGURE 6-4: LVPECL Interface (AC-Coupled).




FIGURE 6-2: CML Interface (AC-Coupled).




FIGURE 6-5: LVDS Interface (DC-Coupled).




FIGURE 6-3: LVPECL Interface (DC-Coupled).

7.0 CML OUTPUT TERMINATION




FIGURE 7-1: CML DC-Coupled Termination.




FIGURE 7-3: CML AC-Coupled Termination.





FIGURE 7-2: CML DC-Coupled Termination.


8.0 PACKAGING INFORMATION

8.1 Package Marking Information

16-Lead QFN*



Example



Legend:	XX...X	Product code or customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC® designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
	•, ▲, ▼	Pin one index is identified by a dot, delta up, or delta down (triangle mark).
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.	
	Underbar (_) and/or Overbar (¯) symbol may not be to scale.	


SY58606U

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>


TITLE

16 LEAD QFN 3x3mm PACKAGE OUTLINE & RECOMMENDED LAND PATTERN


DRAWING #	UNIT	MM
QFN33-16LD-PL-1		



TOP VIEW
NOTE: 1, 2, 3



BOTTOM VIEW
NOTE: 1, 2, 3



SIDE VIEW
NOTE: 1, 2, 3

NOTE:


1. MAX PACKAGE WARPAGE IS 0.05 MM
2. MAX ALLOWABLE BURR IS 0.076 MM IN ALL DIRECTIONS
3. PIN #1 IS ON TOP WILL BE LASER MARKED
4. RED CIRCLE IN LAND PATTERN INDICATE THERMAL VIA. SIZE SHOULD BE 0.30-0.35 MM IN DIAMETER AND SHOULD BE CONNECTED TO GND FOR MAX THERMAL PERFORMANCE
5. GREEN RECTANGLES (SHADED AREA) INDICATE SOLDER STENCIL OPENING ON EXPOSED PAD AREA. SIZE SHOULD BE 0.60x0.60 MM IN SIZE, 0.20 MM SPACING.

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>


POD-Land Pattern drawing # QFN33-16LD-PL-1

RECOMMENDED LAND PATTERN


NOTE: 4, 5



STACKED-UP



EXPOSED METAL TRACE



SOLDER STENCIL OPENING

SY58606U

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (May 2019)

- Converted Micrel document SY58606U to Microchip data sheet template DS20006199A.
- Minor text changes throughout.

SY58606U

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

<u>PART NO.</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>XX</u>
Device	Supply Voltage	Package	Temperature Range	Tape and Reel
Device:	SY58606:	4.25 Gbps Precision, 1:2 CML Fanout Buffer with Internal Termination and Fail Safe Input		
Supply Voltage:	U	=	2.5V/3.3V	
Package:	M	=	3 mm x 3 mm QFN-16	
Temperature Range:	G	=	-40°C to 85°C (NiPdAu Lead-Free)	
Special Processing:	<blank>	=	100/Tube	
	TR	=	1,000/Reel	

Examples:

- a) SY58606UMG: SY58606, 2.5V/3.3V Supply Voltage, 3 mm x 3 mm 16-Lead QFN, -40°C to +85°C Temperature Range, 100/Tube
- b) SY58606UMG-TR: SY58606, 2.5V/3.3V Supply Voltage, 3 mm x 3 mm 16-Lead QFN, -40°C to +85°C Temperature Range, 1,000/Reel

Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

SY58606U

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoq® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

**QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
= ISO/TS 16949 =**

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Klear, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntellIMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, All Rights Reserved.
ISBN: 978-1-5224-4494-7



MICROCHIP

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880-3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-67-3636

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820