General Description

The MAX8759A integrated cold-cathode fluorescent lamp (CCFL) inverter controller is designed to drive CCFLs using a full-bridge resonant inverter. The resonant operation ensures reliable striking and provides near-sinusoidal waveforms over the entire input range. The controller operates over a wide input-voltage range of 4.5V to 28V with high power to light efficiency. The device also includes safety features that effectively protect against single-point fault conditions such as lamp-out, secondary overvoltage, and secondary short-circuit faults.

The MAX8759A provides accurate lamp-current regulation $(\pm 2.5\%)$ for superior CCFL inverter performance. The lamp current is adjustable with an external resistor; 10:1 dimming range can be achieved by turning the CCFL on and off using a digital pulse-width modulation (DPWM) method, while maintaining the lamp-current constant. The MAX8759A provides three mechanisms for controlling brightness: 2-wire SMBus™-compatible interface, external ambient-light sensor (ALS), or system PWM control. The MAX8759A supports Intel display power-saving technology (DPST) to maximize battery life. The device includes two lamp-current feedback input pins that support dual-lamp applications with a minimum number of external components.

The MAX8759A controls a full-bridge inverter for maximum efficiency and directly drives four external n-channel power MOSFETs. An internal 5.35V linear regulator powers the MOSFET drivers and most of the internal circuitry. The MAX8759A is available in a space-saving, 28-pin, thin QFN package and operates over a -40°C to +85°C temperature range.

> Notebooks LCD Monitors Automotive Infotainment

Ordering Information

Applications

PART	TEMP	PIN-	PKG
	RANGE	PACKAGE	CODE
MAX8759AETI+	-40°C to +85°C	28 Thin QFN-EP* (5mm × 5mm)	T2855-6

+Denotes a lead-free package.

*EP = Exposed pad.

Pin Configuration appears at end of data sheet.

SMBus is a trademark of Intel Corp.

Input Feed-Forward for Excellent Line Rejection

♦ ±2.5% Lamp-Current Regulation

Resonant-Mode Operation

Current Waveform

Guaranteed Striking Capability

High-Power-to-Light Efficiency

Wide Input-Voltage Range (4.5V to 28V)

♦ Adjustable 1.5% Accurate DPWM Frequency


Interface, or Ambient Light Sensor

- Dual Lamp-Current Feedback Inputs
- Comprehensive Fault Protection Secondary Voltage Limiting Primary Current Limit with Lossless Sensing Lamp-Out Protection with Adjustable Timeout **Secondary Short-Circuit Protection**
- Small 28-Pin, 5mm x 5mm, Thin QFN Package

Minimal Operating Circuit

Maxim Integrated Products 1

Features Accurate Dimming Control Using SMBus, PWM ♦ 10:1 Dimming Range with 256-Step Resolution Longer Lamp Life with Near Sinusoidal Lamp-



For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

BATT to GND	0.3V to +30V
BST1, BST2 to GND	0.3V to +36V
BST1 to LX1, BST2 to LX2	0.3V to +6V
FREQ, VCC, VDD to GND	0.3V to +6V
SDA, SCL to GND	0.3V to +6V
ALS, COMP, PWMI, PWMO,	
TFLT, DEL, VALS to GND	0.3V to (V _{CC} + 0.3V)
GH1 to LX1	0.3V to (V _{BST1} + 0.3V)
GH2 to LX2	0.3V to (V _{BST2} + 0.3V)
GL1, GL2 to GND	0.3V to (V _{DD} + 0.3V)

IFB1, IFB2, ISEC, VFB to GND PGND1, PGND2 to GND	
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
28-Pin, 5mm x 5mm Thin QFN	
(derate 21.3mW/°C above +70°C)	1702mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, V_{BATT} = 12V, V_{CC} = V_{DD}, **T_A** = 0°C to +85°C. Typical values are at T_A = +25°C, unless otherwise noted.)

PARAMETER	CONDITIONS			ТҮР	MAX	UNITS
PATT Input Voltage Dange	$V_{CC} = V_{DD} = V_{BATT}$		4.5		5.5	v
BATT Input Voltage Range	$V_{CC} = V_{DD} = open$		5.5	5.5 28		
BATT Quiescent Current	MAX8759A is	V _{BATT} = 28V		2.5	5	mA
BATT Quescent Current	enabled	$V_{BATT} = V_{CC} = 5V$			5	
BATT Quiescent Current, Shutdown	MAX8759A is disat	oled		100	200	μA
V _{CC} Output Voltage, Normal Operation	MAX8759A is enab 0 < I _{LOAD} < 10mA	led, $6V < V_{BATT} < 28V$,	5.2	5.35	5.5	V
V _{CC} Output Voltage, Shutdown	MAX8759A is disat	oled, no load	3.5	4.3	5.5	V
Vee Linderveltage Leekeut Threshold	V _{CC} rising (leaving	lockout)			4.3	V
V _{CC} Undervoltage Lockout Threshold	V _{CC} falling (entering	g lockout)	3.7			V
V _{CC} Undervoltage Lockout Hysteresis				230		mV
V _{CC} POR Threshold	Rising edge			1.75		V
V _{CC} POR Hysteresis				50		mV
GH1, GH2, GL1, GL2 On-Resistance, Low State	I_{TEST} = 100mA, V_{CC} = V_{DD} = 5V			3	6	Ω
GH1, GH2, GL1, GL2 On-Resistance, High State	$I_{\text{TEST}} = 100 \text{mA}, V_{\text{CC}} = V_{\text{DD}} = 5 \text{V}$			10	18	Ω
BST1, BST2 Leakage Current	$V_{BST_} = 12V, V_{LX_}$	= 7V		4	10	μA
Resonant Frequency Range	Guaranteed by des	ign	30		80	kHz
Minimum On-Time			350	500	700	ns
Maximum Off-Time			40	60	80	μs
Current-Limit Threshold	LX1 - PGND1, LX2 - PGND2		415	430	445	mV
Zero-Current-Crossing Threshold	LX1 - PGND1, LX2 - PGND2		3	8	13	mV
Current-Limit Leading-Edge Blanking				350		ns
IFB1, IFB2 Input-Voltage Range					+3	V
IFB1 Regulation Point			765	785	805	mV
IFB2 Regulation Point			780	800	820	mV



ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, $V_{BATT} = 12V$, $V_{CC} = V_{DD}$, $T_A = 0^{\circ}C$ to +85°C. Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	
	0 < VIFB1,2 < 3V	-3		+3		
IFB1, IFB2 Input Bias Current	-3V < VIFB1,2 < 0	-230			μA	
IFB1, IFB2 Lamp-Out Threshold		575	600	625	mV	
IFB1, IFB2 to COMP Transconductance	0.5V < V _{COMP} < 4V	60	100	160	μS	
COMP Output Impedance		6	12	24	MΩ	
COMP Discharge Current During Overvoltage or Overcurrent Fault	$V_{VFB} = 2.6V \text{ or } V_{ISEC} = 1.5V$	500	1000	2000	μΑ	
COMP Discharge Current During DPWM Off-Time	V _{COMP} = 1.5V	90	110	130	μA	
DPWM Rising-to-Falling Ratio	VIFB1,2 = 0		2.5			
ISEC Input Voltage Range		-3		+3	V	
ISEC Overcurrent Threshold		1.18	1.21	1.26	V	
ISEC Input Bias Current	V _{ISEC} = 1.25V	-0.3		+0.3	μA	
VFB Input Voltage Range		-4		+4	V	
VFB Input Impedance		150	300	450	MΩ	
VFB Overvoltage Threshold		2.2	2.3	2.4	V	
VFB Undervoltage Threshold		210	240	280	mV	
VFB Undervoltage Delay	$R_{FREQ} = 169 k\Omega$		250		μs	
	$R_{FREQ} = 169 k\Omega$, $T_A = +25^{\circ}C$ to $+85^{\circ}C$	207	210	213		
	$R_{FREQ} = 169 k\Omega$	205	210	215	– Hz	
DPWM Oscillator Frequency	$R_{FREQ} = 340 k\Omega$		106			
	$R_{FREQ} = 100 k\Omega$		343			
PWMO Output Impedance		20	40	60	kΩ	
PWMI Input Low Voltage				0.7	V	
PWMI Input High Voltage		2.1			V	
PWMI Input Hysteresis			300		mV	
PWMI Input Bias Current		-0.3		+0.3	μA	
PWMI Input Frequency Range		5		50	kHz	
PWMI Full-Range Accuracy				5	LSB	
	PWMI duty cycle = 100%	98	100			
PWMI Brightness Setting	PWMI duty cycle = 50%	48	50	52	%	
	PWMI duty cycle = 0%	9.7	10.0	10.3		
ALS Full-Adjustment Range		0		1.8	V	
ALS Full-Range Accuracy				5	LSB	
ALS Input Bias Current		-0.1		+0.1	μA	
VALS Output Voltage	MAX8759A is enabled, $6V < V_{BATT} < 28V$, I _{LOAD} = 1mA	5.10	5.30	5.50	V	
VALS Leakage Current	MAX8759A is disabled, VALS = GND	-3		+3	μA	
VALS On-Resistance	MAX8759A is enabled		30	60	Ω	



ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, $V_{BATT} = 12V$, $V_{CC} = V_{DD}$, $T_A = 0^{\circ}C$ to +85°C. Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Zero Crossing Delay	$V_{BATT} = 9V, R_{THR} = 120k\Omega$	0	0.15	0.30	
Zero-Crossing Delay	$V_{BATT} = 12V, R_{THR} = 120k\Omega$	1.50	1.80	2.10	μs
Maximum Zero-Crossing Delay	$V_{BATT} = 18V, R_{THR} = 120k\Omega$	3.2	3.8	4.4	μs
DEL Disable Threshold	DEL rising			4.5	V
DEL DISable Infestiold	DEL falling	3.8			
	$V_{ISEC} < 1.25V$ and $V_{IFB} < 540mV$; $V_{FLT} = 2V$	0.9	1.0	1.1	
TFLT Charge Current	$V_{ISEC} < 1.25V$ and $V_{IFB} > 660mV$; $V_{FLT} = 2V$	-1.5	-1.2	-0.8	μA
	$V_{ISEC} > 1.25V$ and $V_{IFB} > 660mV$; $V_{FLT} = 2V$	115	135	155	
TFLT Trip Threshold	Rising edge	3.7	4	4.3	V
SDA, SCL, Input Low Voltage				0.7	V
SDA, SCL, Input High Voltage		2.1			V
SDA, SCL, Input Hysteresis			100		mV
SDA, SCL, Input Bias Current		-1		+1	μA
SDA Output Low Sink Current	$V_{SDA} = 0.4V$	4			mA
SMBus Frequency		10		100	kHz
SMBus Free Time	tBUF	4.7	1		μs
SCL Serial-Clock High Period	thigh	4			μs
SCL Serial-Clock Low Period	tLOW	4.7			μs
START Condition Setup Time	tsu:sta	4.7			μs
START Condition Hold Time	thd:sta	4			μs
STOP Condition Setup Time from SCL	tsu:sto	4			μs
SDA Valid to SCL Rising-Edge Setup Time, Slave Clocking in Data	^t SU:DAT	250			ns
SCL Falling Edge to SDA Transition	thd:dat	0			ns
SCL Falling Edge to SDA Valid, Reading Out Data	tov	200			ns

ELECTRICAL CHARACTERISTICS

(Circuit of Figure 1, V_{BATT} = 12V, V_{CC} = V_{DD} , T_A = -40°C to +85°C.) (Note 1)

PARAMETER	CONDITIONS		MIN	ТҮР	MAX		
	$V_{CC} = V_{DD} = V_{BATT}$		4.5		5.5		
BATT Input Voltage Range	V _{CC} = V _{DD} = oper				28.0		
	MAX8759A is	V _{BATT} = 28V		5	A		
BATT Quiescent Current	enabled	VBATT = VCC = 5V			5	mA	
V _{CC} Output Voltage, Normal Operation	MAX8759A is ena 0 < I _{LOAD} < 10mA	ubled, 6V < V _{BATT} < 28V,	5.2		5.5	V	
V _{CC} Output Voltage, Shutdown	MAX8759A is disa	abled, no load	3.5		5.5	V	
	V _{CC} rising (leaving	g lockout)			4.3	V	
V _{CC} Undervoltage Lockout Threshold	V _{CC} falling (enteri	ng lockout)	3.7			1 V	
GH1, GH2, GL1, GL2 On-Resistance, Low State	I _{TEST} = 100mA, V	CC = VDD = 5V			6	Ω	
GH1, GH2, GL1, GL2 On-Resistance, High State	I _{TEST} = 100mA, V	CC = VDD = 5V			18	Ω	
Resonant Frequency Range	Guaranteed by de	sign	30		80	kHz	
Minimum On-Time			350		700	ns	
Maximum Off-Time			40		80	μs	
Current-Limit Threshold	LX1 - PGND1, LX2 - PGND2		410		450	mV	
Zero-Current Crossing Threshold	LX1 - PGND1, LX2 - PGND2		3		13	mV	
IFB1, IFB2 Input Voltage Range			-3		+3	V	
IFB1 Regulation Point			760		810	mV	
IFB2 Regulation Point			775		825	mV	
IFB1, IFB2 Input Bias Current	-3V < VIFB1,2 < 0		-230			μA	
IFB1, IFB2 Lamp-Out Threshold			565		635	mV	
IFB1, IFB2 to COMP Transconductance	$0.5V < V_{COMP} < 4$	٠V	60		160	μS	
COMP Output Impedance			6		25	MΩ	
COMP Discharge Current During Overvoltage or Overcurrent Fault	$V_{VFB} = 2.6V \text{ or } V_{IS}$	SEC = 1.5V	500		2000	μA	
COMP Discharge Current During DPWM Off-Time	V _{COMP} = 1.5V		90		130	μA	
ISEC Input Voltage Range			-3		+3	V	
ISEC Overcurrent Threshold			1.18		1.26	V	
VFB Input Voltage Range			-4		+4	V	
VFB Input Impedance			150		450	MΩ	
VFB Overvoltage Threshold			2.2		2.4	V	
VFB Undervoltage Threshold			210		280	mV	
DPWM Oscillator Frequency	$R_{FREQ} = 169 k\Omega$		203		217	Hz	
PWMO Output Impedance			20		60	kΩ	


ELECTRICAL CHARACTERISTICS (continued)

(Circuit of Figure 1, V_{BATT} = 12V, V_{CC} = V_{DD}, **T_A = -40°C to +85°C**.) (Note 1)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	
PWMI Input Low Voltage				0.7	V	
PWMI Input High Voltage		2.1			V	
PWMI Input Frequency Range		5		50	kHz	
	PWMI duty cycle = 100%	98				
PWMI Brightness Setting	PWMI duty cycle = 50%	48		52	%	
	PWMI duty cycle = 0%	9.7		10.3		
ALS Full-Adjustment Range		0		1.8	V	
VALS Output Voltage	MAX8759A is enabled, 6V < V _{BATT} < 28V, I _{LOAD} = 1mA	5.10		5.50	V	
VALS On-Resistance	MAX8759A is enabled			60	Ω	
7 0	$V_{BATT} = 9V, R_{THR} = 100k\Omega$	0		0.3		
Zero-Crossing Delay	$V_{BATT} = 12V, R_{THR} = 100k\Omega$	1.50		2.10	μs	
Maximum Zero-Crossing Delay	$V_{BATT} = 16V, R_{THR} = 100k\Omega$	3.2		4.4	μs	
	DEL rising			4.5		
DEL Disable Threshold	DEL falling	3.9				
	$V_{ISEC} < 1.25V$ and $V_{IFB} < 540mV$; $V_{FLT} = 2V$	0.8		1.2		
IFLT Charge Current	$V_{ISEC} < 1.25V$ and $V_{IFB} > 660mV$; $V_{FLT} = 2V$	-1.5		-0.8	μA	
	$V_{ISEC} > 1.25V$ and $V_{IFB} > 660mV$; $V_{FLT} = 2V$	115		155	1	
TFLT Trip Threshold	Rising edge	3.7		4.3	V	
SDA, SCL, Input Low Voltage				0.7	V	
SDA, SCL, Input High Voltage		2.1			V	
SDA Output Low-Sink Current	$V_{SDA} = 0.4V$	4			mA	
SMBus Frequency		10		100	kHz	
SMBus Free Time	tBUF	4.7			μs	
SCL Serial-Clock High Period	thigh	4			μs	
SCL Serial-Clock Low Period	tLOW	4.7			μs	
START Condition Setup Time	tsu:sta	4.7			μs	
START Condition Hold Time	thd:sta	4			μs	
STOP Condition Setup Time from SCL	tsu:sto	4			μs	
SDA Valid to SCL Rising-Edge Setup Time, Slave Clocking in Data	^t SU:DAT	250			ns	
SCL Falling Edge to SDA Transition	thd:dat	0			ns	
SCL Falling Edge to SDA Valid, Reading Out Data	tDV	200			ns	


Note 1: Specifications to -40°C are guaranteed by design, not production tested.

Typical Operating Characteristics



MAX8759A

7



Typical Operating Characteristics (continued)

SWITCHING FREQUENCY


(Circuit of Figure 1, V_{IN} = 12V, V_{CC} = V_{DD} , T_A = +25°C, unless otherwise noted.)


SECONDARY SHORT-CIRCUIT vs. INPUT VOLTAGE **PROTECTION AND TIMEOUT** LIMITING AND TIMEOUT 80 SWITCHING FREQUENCY (kHz) 70 A A 60 В В 50 40 С С 30 5 10 15 20 25 200ms/div 2ms/div A: VFB, 2V/div C: TFLT, 5V/div A: ISEC, 2V/div C: TFLT, 1V/div $V_{IN}(V)$ B: COMP, 500mV/div B: COMP, 1V/div **DPWM FREQUENCY** RMS LAMP CURRENT (ILAMP = 6mA) **RMS LAMP CURRENT** vs. RFREQ vs. INPUT VOLTAGE vs. INPUT VOLTAGE 350 8 6.2 $I_{LAMP} = 7mA$ 300 6.1 7 RMS LAMP CURRENT (mA) RMS LAMP CURRENT (mA) DPWM FREQUENCY (Hz) $I_{LAMP} = 6mA$ 250 6.0 6 $I_{LAMP} = 5mA$ 200 5.9 5 150 $I_{LAMP} = 4mA$ 5.8 4 100 5.7 50 3 5.6 50 100 150 200 250 300 350 5 10 15 20 25 5 10 15 20 25 R_{FREQ} (k Ω) INPUT VOLTAGE (V) INPUT VOLTAGE (V) NORMALIZED BRIGHTNESS NORMALIZED BRIGHTNESS NORMALIZED BRIGHTNESS vs. PWMI DUTY CYCLE vs. ALS VOLTAGE vs. SMBus BRIGHTNESS SETTING 100 100 100 **NORMALIZED BRIGHTNESS (%)** NORMALIZED BRIGHTNESS (%) 80 **VORMALIZED BRIGHTNESS (%)** 80 80 60 60 60 40 40 40 20 20 20 0 0 0 0.4 0.8 100 0 0.2 0.4 0.6 0.8 1.0 0 1.2 1.6 2.0 0 20 40 60 80 BRIGHTNESS SETTING (%) PWMI DUTY RATIO V_{ALS} (V)




Typical Operating Characteristics (continued)

(Circuit of Figure 1, V_{IN} = 12V, V_{CC} = V_{DD}, T_A = +25°C, unless otherwise noted.)






V_{CC} LINE REGULATION







M/IXI/M

MAX8759A

		Pin Description
PIN	NAME	FUNCTION
1	BATT	Supply Input. BATT is the input to the internal 5.35V linear regulator that powers the device. Bypass BATT to GND with a 0.1µF ceramic capacitor.
2	SDA	SMBus Serial-Data Input
3	SCL	SMBus Seria-Clock Input
4	TFLT	Fault-Timer Adjustment Pin. Connect a capacitor from TFLT to GND to set the time-out periods for open- lamp and secondary overcurrent faults.
5	VALS	Ambient-Light-Sensor Supply Pin. Bypass VALS to GND with a 0.1µF capacitor.
6	ALS	Ambient-Light-Sensor Input
7	PWMI	DPST Control Input
8	PWMO	DPST Buffer Output. Connect a capacitor between PWMO and GND. The capacitor forms a lowpass filter with an internal $40k\Omega$ (typ) resistor for filtering the DPST signal.
9	FREQ	Chopping-Frequency Adjustment Pin. Connect a resistor from FREQ to GND to set the DPWM frequency: $f_{DPWM} = 210Hz \times 169k\Omega/R_{FREQ}$.
10	COMP	Transconductance Error-Amplifier Output. A compensation capacitor connected between COMP and GND sets the rise and fall time of the lamp-current envelope in DPWM operation.
11	DEL	Adaptive Zero-Crossing-Delay Adjustment Pin. Connect a resistor between DEL and GND to adjust the range of the zero-crossing delay. Connecting DEL to V _{CC} disables the zero-crossing delay function.
12	IFB1	Lamp-Current-Feedback Input. The IFB1 sense signal is internally full-wave rectified. IFB1 is compared with IFB2 and the larger is used for lamp-current regulation. The average value of the rectified signal is regulated to 785mV (typ) by controlling the on-time of the high-side switch. An open-lamp fault is generated if the peak voltage of IFB1 is below 600mV for a fault delay period set by TFLT.
13	IFB2	Lamp-Current-Feedback Input. The IFB2 sense signal is internally full-wave rectified. IFB1 is compared with IFB2 and the larger is used for lamp-current regulation. The average value of the rectified signal is regulated to 800mV (typ) by controlling the on-time of the high-side switch. An open-lamp fault is generated if the peak voltage of IFB2 is below 600mV for a fault-delay period set by TFLT. IFB2 input can be disabled by connecting IFB2 to V _{CC} .
14	VFB	Transformer Secondary Voltage-Feedback Input. A capacitive voltage-divider between the high-voltage terminal of the CCFL tube and GND sets the maximum average lamp voltage during striking and lamp- out fault. When the peak voltage on VFB exceeds the internal overvoltage threshold, the controller turns on an internal current sink, discharging the COMP capacitor to limit the switch on-time. The VFB pin is also used to detect a secondary undervoltage condition. If the peak voltage on VFB is below 230mV continuously for 250µs during the DPWM ON period, the MAX8759A shuts down.
15	ISEC	Transformer Secondary Current-Feedback Input. A current-sense resistor connected between the low- voltage end of the transformer secondary and the ground sets the maximum secondary current during short-circuit fault. When the peak voltage on ISEC exceeds the internal overcurrent threshold, the controller turns on an internal current sink discharging the COMP capacitor.
16	LX1	GH1 Gate-Driver Return. LX1 is the input to the current-limit and zero-crossing comparators. The device senses the voltage across the low-side MOSFET NL1 to detect primary current zero crossing and primary overcurrent.
17	GH1	High-Side MOSFET NH1 Gate Driver Output



Pin Description (continued)

PIN	NAME	FUNCTION
18	BST1	GH1 Gate-Driver Supply Input. Connect a 0.1µF capacitor from LX1 to BST1.
19	PGND1	Power Ground. PGND1 is the return for the GL1 gate driver.
20	GL1	Low-Side MOSFET NL1 Gate-Driver Output
21	V _{DD}	Low-Side Gate-Driver Supply Input. Connect V_{DD} to the output of the internal linear regulator (V_{CC}).
22	GL2	Low-Side MOSFET NL2 Gate-Driver Output
23	PGND2	Power Ground. PGND2 is the return for the GL2 gate driver.
24	BST2	GH2 Gate-Driver Supply Input. Connect a 0.1µF capacitor from LX2 to BST2.
25	GH2	High-Side MOSFET NH2 Gate-Driver Output
26	LX2	GH2 Gate-Driver Return. LX2 is the input to the current-limit and zero-crossing comparators. The device senses the voltage across the low-side MOSFET NL2 to detect primary current zero crossing and primary overcurrent.
27	GND	Analog Ground. The ground return for V_{CC} , REF, and other analog circuitry. Connect GND to PGND under the IC at the IC's backside exposed metal pad.
28	Vcc	5.35V/10mA Internal Linear-Regulator Output. V _{CC} is the supply voltage for the device. Bypass V _{CC} with a 0.47μ F ceramic capacitor to GND.
_	EP	Exposed Backside Pad. Connect PAD to GND.




Figure 1. Typical MAX8759A Single-Lamp Operating Circuit

MAX8759A

Typical Operating Circuit

The MAX8759A typical operating circuit (Figure 1) is a single-lamp CCFL backlight inverter for notebook computer TFT LCD panels. The input voltage range of the

circuit is from 7.5V to 24V. The maximum RMS lamp current is set to 6mA and the maximum RMS striking voltage is set to 1800V. Table 1 lists some important components and Table 2 lists the component suppliers' contact information.

Table 1. List of Important Components

DESIGNATION	DESCRIPTION
C1	10μF ±20%, 25V X5R ceramic capacitor (1210) Murata GRM32DR61E106M TDK C3225X5R1E106M
C2, C3	2.2µF ±10%, 25V X5R ceramic capacitors (0805) Murata GRM21BR61E225K TDK C2012X5R1E225K

DESIGNATION	DESCRIPTION
C4	10pF ±10%, 3kV HV ceramic capacitor (1808) KEMET C1808C100KHGAC TDK C4520C0G3F100F
NH1/2, NL1/2	Dual n-channel MOSFETs, 30V, 0.095Ω, 6-pin SOT23 Fairchild FDC6561AN
T1	CCFL transformer, 1:110 turns ratio TMP UI9.8L type

Table 2. Component Suppliers

SUPPLIER	WEBSITE
Fairchild Semiconductor	www.fairchildsemi.com
KEMET Corp.	www.kemet.com
Murata Mfg. Co., Ltd.	www.murata.com
TDK Corp.	www.component.tdk.com
TMP	www.tmpco.com.tw

_Detailed Description

The MAX8759A controls a full-bridge resonant inverter to convert an unregulated DC input into a high-frequency AC output for powering CCFLs. The resonant operation maximizes striking capability and provides near-sinusoidal waveforms over the entire input range to improve CCFL lifetime. The lamp brightness is adjusted by turning the lamp on and off with a DPWM signal. The DPWM frequency can be accurately adjusted with a resistor. The brightness of the lamp is proportional to the duty cycle of the DPWM signal, which is controlled either with a 2-wire SMBus-compatible interface, with an external ALS, or with an external PWM signal. The device also includes safety features that effectively protect against single-point fault conditions such as lampout and secondary short-circuit faults. An internal 5.35V linear regulator powers the MOSFET drivers and most of the internal circuitry. Figure 2 is the functional diagram of the MAX8759A, and Figure 3 is the detailed diagram of the SMBus and ALS input block.




Figure 2. MAX8759A Functional Diagram




Figure 3. MAX8759A SMBus and Ambient-Light-Sensor Input Block

15

MAX8759A

Resonant Operation

The MAX8759A drives four n-channel power MOSFETs that make up the zero-voltage-switching (ZVS) fullbridge inverter as shown in Figure 4. Assume that NH1 and NL2 are on at the beginning of a switching cycle as shown in Figure 4(a). The primary current flows through MOSFET NH1, DC blocking capacitor C2, the primary side of transformer T1, and MOSFET NL2. During this interval, the primary current ramps up until the controller turns off NH1. When NH1 is turned off, the primary current forward biases the body diode of NL1, which clamps the LX1 voltage just below ground as shown in Figure 4(b). When the controller turns on NL1, its drain-to-source voltage is near zero because its forward-biased body diode clamps the drain. Since NL2 is still on, the primary current flows through NL1, C2, the primary side of T1, and NL2. Once the primary current drops to the minimum current threshold (6mV/R_{DS(ON)}), the controller turns off NL2. The

remaining energy in T1 charges up the LX2 node until the body diode of NH2 is forward biased. When NH2 turns on, it does so with near-zero drain-to-source voltage. The primary current reverses polarity as shown in Figure 4(c), beginning a new cycle with the current flowing in the opposite direction, with NH2 and NL1 on. The primary current ramps up until the controller turns off NH2. When NH2 is turned off, the primary current forward biases the body diode of NL2, which clamps the LX2 voltage just below ground as shown in Figure 4(d). After the LX2 node goes low, the controller losslessly turns on NL2. Once the primary current drops to the minimum current threshold, the controller turns off NL1. The remaining energy charges up the LX1 node until the body diode of NH1 is forward biased. Finally, NH1 losslessly turns on, beginning a new cycle as shown in Figure 4(a). Note that switching transitions on all four power MOSFETs occur under ZVS conditions, which reduce transient power losses and EMI.




Figure 4. Resonant Operation






Figure 5. Equivalent Resonant Tank Circuit

A simplified CCFL inverter circuit is shown in Figure 5 (a). The full-bridge power stage is simplified and represented as a square-wave AC source. The resonant tank circuit can be further simplified to Figure 5(b) by removing the transformer. C_S is the primary series capacitor, C'_S is the series capacitance reflected to the secondary, C_P is the secondary parallel capacitor, N is the transformer turns ratio, L is the transformer secondary leakage inductance, and R_L is an idealized resistance that models the CCFL in normal operation.

Figure 6 shows the frequency response of the resonant tank's voltage gain under different load conditions. The primary series capacitor is 1μ F, the secondary parallel capacitor is 15pF, the transformer turns ratio is 1:93, and the secondary leakage inductance is 260mH. Notice that there are two peaks, fs, and fp, in the frequency response. The first peak fs is the series resonant peak determined by the secondary leakage inductance (L) and the series capacitor reflected to the secondary (C's):

$$f_{\rm S} = \frac{1}{2\pi\sqrt{\rm LC'_{\rm S}}}$$




Figure 6. Frequency Response of the Resonant Tank

The second peak f_P is the parallel resonant peak determined by the secondary leakage inductance (L), the parallel capacitor (C_P), and the series capacitor reflected to the secondary (C's):

$$f_{\rm P} = \frac{1}{2\pi \sqrt{L \frac{C_{\rm S}'C_{\rm P}}{C_{\rm S}' + C_{\rm P}}}}$$

The inverter is designed to operate between these two resonant peaks. When the lamp is off, the operating point of the resonant tank is close to the parallel resonant peak due to the lamp's infinite impedance. The circuit displays the characteristics of a parallel-loaded resonant converter. While in parallel-loaded resonant operation, the inverter behaves like a voltage source to generate the necessary striking voltage. Theoretically, the output voltage of the resonant converter increases until the lamp is ionized or until it reaches the IC's secondary voltage limit. Once the lamp is ionized, the equivalent load resistance decreases rapidly and the operating point moves toward the series resonant peak. While in series resonant operation, the inverter behaves like a current source.



Lamp-Current Regulation

The MAX8759A uses a lamp-current control loop to regulate the current delivered to the CCFL. The heart of the control loop is a transconductance error amplifier. The AC lamp current is sensed with a resistor connected in series with the low-voltage terminal of the lamp. The MAX8759A has two lamp-current feedback inputs (IFB1 and IFB2) to support dual-lamp application. The voltages across the sense resistors are fed to the IFB1 and IFB2 inputs and are internally full-wave rectified. The transconductance error amplifier selects the higher one of the two feedback signals and compares the rectified voltage with an internal threshold to generate an error current. The error current charges and discharges a capacitor connected between COMP and ground to create an error voltage (V_{COMP}). V_{COMP} is then compared with an internal ramp signal to set the high-side MOSFET switch on-time (ton).

Feed-Forward Control

The MAX8759A is designed to maintain tight control of the lamp current under all transient conditions. The feed-forward control instantaneously adjusts the ontime for changes in input voltage (V_{BATT}). This feature provides immunity to input-voltage variations and simplifies loop compensation over wide input-voltage ranges. The feed-forward control also improves the line regulation for short DPWM on-times and makes startup transients less dependent on the input voltage.

Feed-forward control is implemented by increasing the internal voltage ramp rate for higher V_{BATT}. This has the effect of varying t_{ON} as a function of the input voltage while maintaining approximately the same signal levels at V_{COMP}. Since the required voltage change across the compensation capacitor is minimal, the controller's response to input voltage changes is essentially instantaneous.

Lamp Startup

A CCFL is a gas-discharge lamp that is normally driven in the avalanche mode. To start ionization in a nonionized lamp, the applied voltage (striking voltage) must be increased to the level required for the start of avalanche. At low temperatures, the striking voltage can be several times the typical operating voltage.

Because of the MAX8759A's resonant topology, the striking voltage is guaranteed. Before the lamp is ionized, the lamp impedance is infinite. The transformer secondary leakage inductance and the high-voltage parallel capacitor determine the unloaded resonant frequency. Since the unloaded resonant circuit has a high Q, it can generate very high voltage across the lamp.

Dimming Control

The MAX8759A controls the brightness of the CCFL by "chopping" the lamp current on and off using a low-frequency (between 100Hz and 350Hz) DPWM signal. The frequency of the internal DPWM oscillator is adjustable through a resistor connected between the FREQ pin and GND. The CCFL brightness is proportional to the DPWM duty cycle, which can be adjusted from 10.15% to 100%.

In DPWM operation, the COMP voltage controls the dynamics of the lamp-current envelope. At the beginning of the DPWM ON cycle, the average value of the lamp-current feedback signal is below the regulation point, so the transconductance error amplifier sources current into the COMP capacitor. The switch on-time (ton) gradually increases as V_{COMP} rises, which provides soft-start. At the end of the DPWM ON cycle, the MAX8759A turns on a 110µA internal current source. The current source linearly discharges the COMP capacitor, gradually decreasing to_N, and providing soft-stop.

The DPWM frequency can be set with an external resistor. Connect a resistor between FREQ and GND. The DPWM frequency is given by the following equation:

$f_{DPWM} = 210 Hz \times 169 k\Omega / R_{FREQ}$

The adjustable range of the DPWM frequency is between 100Hz and 350Hz (RFREQ is between $100k\Omega$ and $350k\Omega$).

The MAX8759A has three ways for brightness control. The brightness can be controlled by a 2-wire serial interface (SMBus), by an external PWM signal, or by an external ambient-light sensor signal. There are five operating modes, which can be selected by setting bits 1 to 3 in device control register 0x01 (see the *SMBus Register Definitions* section for details).

ALS Mode

The MAX8759A can work with several types of ambientlight sensors. The ideal ambient-light sensors should have a linear response to ambient light and should have a spectral response equivalent to that of the human eye. Ambient-light sensors must provide filtering of low-frequency harmonics found in the electrical spectrum of the many light sources. The ALS's output should be a DC analog voltage that is linearly proportional to the ambient luminance.




Figure 7. Normalized Brightness vs. ALS Voltage

In ALS mode, the MAX8759A sets the brightness based on the analog voltage on the ALS pin. The ALS pin is connected to the output of an external ambient-light sensor. The usable input-voltage range of the ALS pin is 0 to 1.8V. The MAX8759A compares the ALS input voltage against user-programmable low and high limits. When the ALS input voltage is below the low limit, the brightness is clamped to the ALS low limit. When the ALS input voltage is above the high limit, the brightness is clamped to the ALS high limit. If the minimum ALS setting is below 10%, the brightness is clamped to 10%. Figure 7 shows the brightness change as a function of the ALS voltage.

The ALS input voltage is sampled every DPWM period and is loaded in ALS status register 0x04. The analog voltage on the ALS pin is converted into an 8-bit digital code. The total number of brightness levels is 256. One step change results in a 0.391% change in the DPWM duty cycle.

In PWM mode, the MAX8759A sets the brightness based on the duty cycle of the PWMI signal. The absolute minimum brightness is 10%. If the PWMI duty cycle is less than 10%, the brightness stays at 10%. The frequency range of the PWMI signal is between 5kHz and 50kHz when the PWMO capacitor is 1µF.

SMBus mode, the MAX8759A sets the brightness based on the brightness control register (0x00). The brightness control register contains 8 bits and supports 256 brightness levels. A setting of 0xFF for register 0x00 sets the inverter to the maximum brightness. A setting of 0x00 for register 0x00 sets the inverter to the minimum brightness (10%).

PWM Mode

ALS with DPST Mode

In ALS with DPST mode, the MAX8759A sets the brightness based on the analog voltage on the ALS pin and duty cycle at the PWMI pin. The MAX8759A lowers the ALS brightness setting by an additional amount that is proportional to the duty cycle of the PWMI signal. For example, if the ALS brightness setting is 80% and the duty cycle of PWMI signal is 60%, the resulting brightness setting is 80% x 60% = 48%.

SMBus with DPST Mode

In SMBus with DPST mode, the MAX8759A sets the brightness based on the brightness control register (0x00). The MAX8759A lowers the SMBus brightness setting by an additional amount that is proportional to the duty cycle of the PWMI signal. For example, if the brightness control register is set to 0x80 (corresponding to 50% brightness setting) and the duty cycle of the PWMI signal is 60%, the resulting brightness setting is 50% x 60% = 30%.

Fault Protections

Lamp-Out Protection

For safety, the MAX8759A monitors the lamp-current feedback inputs (IFB1 and IFB2) to detect faulty or open CCFL tubes. As described in the *Lamp-Current Regulation* section, the voltage on IFB1 and IFB2 is internally full-wave rectified. If the rectified IFB1 or IFB2 voltage is below 600mV, the MAX8759A charges the TFLT capacitor with 1 μ A. The MAX8759A sets the fault latch and the device is shut down when the voltage on TFLT exceeds 4V. Unlike the normal shutdown mode, the linear regulator output (V_{CC}) remains at 5.35V. Clearing bit 0 of the device control register (0x01) or cycling the input power clears the fault latch.

During the fault-delay period, the current control loop tries to maintain the lamp-current regulation by increasing the high-side MOSFET on-time. Because the lamp impedance is very high when it is open, the transformer secondary voltage rises as a result of the high Q factor of the resonant tank. Once the secondary voltage exceeds the overvoltage threshold, the MAX8759A turns on a 1000µA current source that discharges the COMP capacitor. The on-time of the high-side MOSFET is reduced, lowering the secondary voltage as the COMP voltage decreases. Therefore, the peak voltage of the transformer secondary winding never exceeds the limit during the lamp-out delay period.



Primary Overcurrent Protection

The MAX8759A senses primary current in each switching cycle. When the regulator turns on the low-side MOSFET, a comparator monitors the voltage drop from LX_ to PGND_. If the voltage exceeds the current-limit threshold (430mV, typ), the regulator immediately turns off the high-side switch to prevent the transformer primary current from increasing further.

Secondary Voltage Limiting (VFB)

The MAX8759A reduces the voltage stress on the transformer's secondary winding by limiting the secondary voltage during startup and open-lamp faults. The AC voltage across the transformer secondary winding is sensed through a capacitive voltage-divider formed by C4 and C5 in Figure 1. The voltage across C5 is fed to the VFB input. An overvoltage comparator compares the VFB peak voltage with a 2.3V (typ) internal threshold. Once the VFB peak voltage exceeds the overvoltage threshold, the MAX8759A turns on an internal 1000µA current source that discharges the COMP capacitor. The high-side MOSFET's on-time shortens as the COMP voltage decreases, limiting the transformer secondary's peak voltage at the threshold determined by the capacitive voltage-divider.

Secondary Undervoltage Protection (VFB)

The MAX8759A senses the VFB voltage for undervoltage condition. During the DPWM ON period, if the VFB voltage is below the undervoltage threshold (230mV, typ) continuously for an internal delay period (250 μ s typ, for R_{FREQ} = 169k Ω), the MAX8759A shuts down.

Secondary Current Limit (ISEC)

The secondary current limit provides fail-safe current limiting in case of a short circuit or leakage from the lamp high-voltage terminal to ground that prevents the current control loop from functioning properly. ISEC monitors the voltage across a sense network placed between the transformer's low-voltage secondary terminal and ground. The ISEC voltage is continuously compared to the ISEC regulation threshold (1.21V, typ). Any time the ISEC voltage exceeds the threshold, the MAX8759A turns on a 1000µA current source that discharges the COMP capacitor, reducing the on-time of the high-side switches. At the same time, the MAX8759A charges the TFLT capacitor with a 135µA current. The MAX8759A sets the fault latch and shuts down when the voltage on TFLT exceeds 4V. Clearing bit 0 of the device control register (0x01) or cycling the input power clears the fault latch.

Linear Regulator Output (Vcc)

The internal linear regulator steps down the DC input voltage at BATT pin to 5.35V (typ). The linear regulator supplies power to the internal control circuitry of the MAX8759A and is also used to power the MOSFET drivers by connecting V_{CC} to V_{DD}. The V_{CC} voltage drops to 4.5V in shutdown.

POR and UVLO

The MAX8759A includes power-on reset (POR) and undervoltage lockout (UVLO) features. POR resets the fault latch and sets all the SMBus registers to their POR values. POR occurs when V_{CC} rises above 1.75V (typ). The UVLO occurs when V_{CC} is below 4.2V (typ). The MAX8759A disables both high-side and low-side switch drivers below the UVLO threshold.

Low-Power Shutdown

The MAX8759A is placed into shutdown by clearing bit 0 of the device control register (0x01). When the MAX8759A is shut down, all functions of the IC are turned off except the 5.35V linear regulator. In shutdown, the linear regulator output voltage drops to 4.5V and the supply current is 6μ A (typ). While in shutdown, the fault latch is reset. The device can be reenabled by setting bit 0 of the device control register to 1.

Ambient-Light-Sensor Supply Pin (VALS) The MAX8759A provides the supply voltage of the ALS through the VALS pin. VALS is internally connected to the 5.35V linear regulator output through a p-channel MOSFET. The p-channel MOSFET is turned on when the MAX8759A is enabled and turned off when the part is disabled. Bypass VALS to ground with a minimum 0.1µF ceramic capacitor. Place the capacitor as close as possible to the ALS supply input.

SMBus Interface (SDA, SCL)

The MAX8759A supports an SMBus-compatible 2-wire digital interface. SDA is the bidirectional data line and SCL is the clock line of the 2-wire interface corresponding respectively to SMBDATA and SMBCLK lines of the SMBus. SDA and SCL have Schmidt-triggered inputs that can accommodate slow edges; however, the rising and falling edges should still be faster than 1µs and 300ns, respectively. The MAX8759A uses the write-byte and read-byte protocols (Figure 8). The SMBus protocols are documented in *System Management Bus Specification* V1.08 and are available at http://www.sbs-forum.org/.



S ADDRESS WR ACK COMMAND ACK DATA ACK P - 7 BITS 1b 1b 8 BITS 1b 8 BITS 1b	WRI	TE-BYT	E FOR	МАТ												
SLAVE ADDRESS COMMAND BYTE: SELECTS TO WHICH REGISTER YOU ARE WRITING DATA BYTE: DATA GOES INTO THE REGISTER SET BY THE COMMAND BYTE S ADDRESS WR ACK COMMAND ACK S ADDRESS RD ACK DATA BYTE: DATA GOES INTO THE REGISTER SET BY THE COMMAND BYTE S ADDRESS WR ACK COMMAND ACK S ADDRESS RD ACK DATA /// P - 7 BITS 1b 1b 8 BITS 1b - 7 BITS 1b 1b 8 BITS 1b - SLAVE ADDRESS COMMAND BYTE: SELECTS FROM WHICH REGISTER YOU ARE READING SLAVE ADDRESS: REPEATED DUE TO CHANGE IN DATA- FLOW DIRECTION DATA BYTE: READS FROM THE REGISTER SET BY THE COMMAND BYTE SEND-BYTE FORMAT RECEIVE-BYTE FORMAT SEND-BYTE FORMAT RECEIVE-BYTE FORMAT SCOMMAND BYTE: SENDS COM- MAND WITH NO DATA; USUALLY USED FOR ONE-SHOT COMMAND SLAVE ADDRESS DATA BYTE: READS DATA FROM TIN REGISTER COMMANDED BY THE LAST READ-BYTE OF WRITE-BYTE TRANSMISSION; ALSO USED FOR SMBUS ALERT RESPONSE RETURN ADDRESS S = START CONDITION SHADED = SLAVE TRANSMISSION WR = WRITE = 0		S	ADD	RESS		WR	ACK	CO	MMAN	D AC	к	C	ATA	AC	ж	Р
TO WHICH REGISTER YOU ARE WRITING REGISTER SET BY THE COMMAND BYTE ARE WRITING READ-BYTE FORMAT \$\$ ADDRESS WR ACK COMMAND ACK \$\$ ADDRESS RD ACK DATA /// P - 7 BITS 1b 1b 8 BITS 1b - 7 BITS 1b 1b 8 BITS 1b - 7 BITS 1b 1b 1b - 7 BITS 1b - - 7 BITS 1b 1b - - 7 BITS 1b - - - 7 BITS 1b - - - 7 BITS 1b - - 7 BITS 1b - - 7 BITS 1b - - 7 BITS - - 7 BITS - - 7 BITS - - 7 BITS 1b - 0 - 7 BITS 1b - 0 - 7 BITS 1b - 0 ADDRESS	-	_	7 E	BITS		1b	1b	8	BITS	1b)	8	BITS	11	b	
- 7 BITS 1b 1b 8 BITS 1b $-$ 7 BITS 1b 1b 8 BITS 1b $-$ SLAVE ADDRESS COMMAND BYTE: SELECTS FROM WHICH REGISTER YOU ARE READING SLAVE ADDRESS: REPEATED DUE TO CHANGE IN DATA- FLOW DIRECTION DATA BYTE: READS FROM THE REGISTER SET BY THE COMMAND BYTE SEND-BYTE FORMAT RECEIVE-BYTE FORMAT SEND-BYTE FORMAT RECEIVE-BYTE FORMAT OU ARE READING S ADDRESS RD ACK DATA /// P SEND-BYTE FORMAT RECEIVE-BYTE FORMAT SLAVE ADDRESS RD ACK DATA /// P SEND-BYTE FORMAT RECEIVE-BYTE FORMAT SLAVE ADDRESS RD ACK DATA /// P SEND-BYTE FORMAT SENDS COM- MAND WITH NO DATA; USUALLY USED FOR ONE-SHOT COMMAND SLAVE ADDRESS DATA BYTE: READS DATA FROM TI REGISTER COMMANDED BY THE LAST READ-BYTE OR WRITE-BYTE TRANSMISSION; ALSO USED FOR SMBus ALERT RESPONSE RETURN ADDRESS DATA BYTE: READS DATA FROM TI REGISTER COMMANDED BY THE LAST READ-BYTE OR WRITE-BYTE S = START CONDITION SHADED = SLAVE TRANSMISSION WR = WRITE = 0 DATA BYTE = 0	REA						T	O WHICH	REGISTI			· · · · = · · =				
SLAVE ADDRESS COMMAND BYTE: SELECTS FROM WHICH REGISTER YOU ARE READING SLAVE ADDRESS: REPEATED DUE TO CHANGE IN DATA- FLOW DIRECTION DATA BYTE: READS FROM THE REGISTER SET BY THE COMMAND BYTE SEND-BYTE FORMAT RECEIVE-BYTE FORMAT SEND-BYTE FORMAT RECEIVE-BYTE FORMAT Send-Byte format Sandbares COMMAND ACK P S ADDRESS RD ACK DATA /// P Send-Byte format Senderstower Sandbares Receive-Byte format Sandbares Data Byte: Reads From The Register Set By The COMMAND Byte Commanded byte senderstower Sandbares RD ACK DATA /// P Command Byte: Senderstower 1b 8 BITS 1b - 7 BITS 1b 1b 8 BITS 1b - Command Byte: Sender Commander Slave Address Data Byte: Reads Data From The Register Commanded By The LAST READ-Byte or WRITE-Byte TRANSMISSION; ALSO USED FOR SMBus ALERT RESPONSE RETURN ADDRESS S = START CONDITION SHADED = SLAVE TRANSMISSION WR = WRITE = 0 0	S	ADD	RESS	WR	ACK	COM	MAND	ACK	S	ADDRESS	RD	ACK	DATA		///	Р
FROM WHICH REGISTER YOU ARE READINGDUE TO CHANGE IN DATA- FLOW DIRECTIONREGISTER SET BY THE COMMAND BYTESEND-BYTE FORMATRECEIVE-BYTE FORMATSADDRESSWRACKCOMMANDACKPSADDRESSRDACKDATA///P $-$ 7 BITS1b1b8 BITS1b7 BITS1b1b8 BITS1bCOMMAND BYTE: SENDS COM- MAND WITH NO DATA; USUALLY USED FOR ONE-SHOT COMMANDSLAVE ADDRESSDATA BYTE: READS DATA FROM TI REGISTER COMMANDED BY THE LAST READ-BYTE OR WRITE-BYTE TRANSMISSION; ALSO USED FOR SMBus ALERT RESPONSE RETURN ADDRESSS = START CONDITIONSHADED = SLAVE TRANSMISSIONWR = WRITE = 0WRWR = WRITE = 0		7 E	BITS	1b	1b	8	BITS	1b	-	7 BITS	1b	1b	8 BITS		1b	—
Image: Construction of the state of the	L	SLAVE	ADDRE	SS		FROM WH	HICH REG	ISTER		DUE TO CHAN	GE IN D	ATA-	REGISTER SET E			
COMMAND BYTE: SENDS COM- MAND WITH NO DATA; USUALLY USED FOR ONE-SHOT COMMAND SLAVE ADDRESS DATA BYTE: READS DATA FROM TI REGISTER COMMANDED BY THE LAST READ-BYTE OR WRITE-BYTE TRANSMISSION; ALSO USED FOR SMBus ALERT RESPONSE RETURN ADDRESS S = START CONDITION SHADED = SLAVE TRANSMISSION WR = WRITE = 0	SEN					FROM WH	HICH REG	ISTER		DUE TO CHANG FLOW DIRECTI	GE IN D ON	ATA-	REGISTER SET E			
MAND WITH NO DATA; USUALLY REGISTER COMMANDED BY THE USED FOR ONE-SHOT COMMAND LAST READ-BYTE OR WRITE-BYTE TRANSMISSION; ALSO USED FOR SMBus ALERT RESPONSE RETURN ADDRESS ADDRESS		D-BYTE	FORM	IAT	ск	FROM WH YOU ARE	HICH REG	ISTER	RECEI	DUE TO CHANG FLOW DIRECTI	GE IN D ON DRMA	ATA-	REGISTER SET E BYTE		ECOM	/AND
/// = NOT ACKNOWLEDGED = 1		D-BYTE ADDRE	FORM SS V	IAT VR A		FROM WH YOU ARE	TICH REG READING	ISTER	RECEI S	DUE TO CHANG FLOW DIRECTI	GE IN D ON DRMA RD	ATA- T ACK	REGISTER SET E BYTE DATA			/AND

Figure 8. SMBus Protocols

The MAX8759A is a slave-only device and responds to the 7-bit address 0b0101100. The read and write commands can be distinguished by adding ONE more bit ($R\overline{W}$ bit) to the end of the 7-bit slave address, with one indicating read and zero indicating write. The MAX8759A has seven registers: a brightness control register (0x00), a device control register (0x01), a fault/status register (0x02), an identification register (0x03), an ALS status register (0x04), an ALS low-limit register (0x05), and an ALS high-limit register (0x06). The MAX8759A only acknowledges these seven registers.

Communication starts with the master signaling the beginning of a transmission with a START condition, which is a high-to-low transition on SDA while SCL is high. When the master has finished communicating with the slave, the master issues a STOP condition, which is a low-to-high transition on SDA while SCL is high. The bus is then free for another transmission. Figures 9 and 10 show the timing diagrams for signals on the 2-wire interface. The address byte, command byte, and data byte are transmitted between the START and STOP conditions. The SDA state is allowed to change only while SCL is low, except for the START and STOP conditions. Data is transmitted in 8-bit words and is sampled on the rising edge of SCL. Nine clock cycles are required to transfer each byte in or out of the MAX8759A since either the master or the slave acknowledges the receipt of the correct byte during the ninth clock. If the MAX8759A receives its correct slave address followed by R/W = 0, it expects to receive 1 or 2 bytes of information (depending on the protocol). If the device detects a START or STOP condition prior to clocking in the bytes of data, it considers this an error condition and disregards all the data. If the transmission is completed correctly, the registers are updated immediately after a STOP (or RESTART) condition. If the MAX8759A receives its correct slave address followed by R/W = 1, it expects to clock out the register data selected by the previous command byte.




Figure 9. SMBus Write Timing




Figure 10. SMBus Read Timing

SMBus Register Definitions

All MAX8759A registers are byte wide and accessible through the read/write byte protocols mentioned in the previous section. Their bit assignments are provided in the following sections with reserved bits containing a default value of zero. Table 3 summarizes the register assignments, as well as each register's POR state. During shutdown, the serial interface remains fully functional.

					DAT	A-REGISTE	R BIT ASSIG	NMENT		
SMBus PROTOCOL	COMMAND BYTE	POR STATE	BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
Read and Write	0x00	0xFF	BR7	BRT6	BRT5	BR4	BRT3	BRT2	BRT1	BRTO
Read and Write	0x01	0x00	Reserved	Reserved	ALSDEL1	ALSDEL0	ALS_CTL	PWM_MD	PWM_SEL	LAMP_CTL
Read Only	0x02	N/A	Reserved	Reserved	Reserved	Reserved	LAMP_STAT	OV_CURR	Reserved	FAULT
Read Only	0x03	0x01	MFG4	MFG3	MFG2	MFG1	MFG0	REV2	REV1	REV0
Read Only	0x04	0x00	ALS7	ALS6	ALS5	ALS4	ALS3	ALS2	ALS1	ALS0
Read and Write	0x05	0x00	ALSLL7	ALSLL6	ALSLL5	ALSLL4	ALSLL3	ALSLL2	ALSLL1	ALSLLO
Read and Write	0x06	0xFF	ALSHL7	ALSHL6	ALSHL5	ALSHL4	ALSHL3	ALSHL2	ALSHL1	ALSHL0

Table 3. Commands Description

Brightness Control Register [0x00] (POR = 0xFF)

The brightness control register of the MAX8759A contains 8 bits and supports 256 brightness levels. A writebyte cycle to register 0x00 sets the brightness level if the inverter is in SMBus mode. A write-byte cycle to register 0x00 has no effect if the inverter is not in SMBus mode. A read-byte cycle to register 0x00 returns the current brightness level regardless of the operation mode. A setting of 0xFF for register 0x00 sets the inverter to the maximum brightness. A setting of 0x00 for register 0x00 sets the inverter to the minimum brightness.

BIT 7 (R/W)	BIT 6 (R/W)	BIT 5 (R/W)	BIT 4 (R/W)	BIT 3 (R/W)	BIT 2 (R/W)	BIT 1 (R/W)	BIT 0 (R/W)
BRT7	BRT6	BRT5	BRT4	BRT3	BRT2	BRT1	BRT0

BRT[7..0]: 256 brightness levels.

Device Control Register [0x01] (POR = 0x00)

This register has a single bit that controls the inverter ON/OFF state, 3 bits that control the operating mode of

the inverter, and 2 bits for setting ALS delay time. The remaining bits are reserved for future use.

BIT 7	BIT 6	BIT 5 (R/W)	BIT 4 (R/W)	BIT 3 (R/W)	BIT 2 (R/W)	BIT 1 (R/W)	BIT 0 (R/W)
Reserved	Reserved	ALSDEL1	ALSDEL0	ALS_CTL	PWM_MD	PWM_SEL	LAMP_CTL

ALSDEL1: ALS delay select bit.

ALSDEL0: ALS delay select bit.

ALS_CTL: Ambient-light-sensor select bit (1 = use ALS, 0 = not use ALS).

PWM_MD: PWM mode select bit (1 = absolute brightness, 0 = percentage change).

PWM_SEL: Brightness control select bit (1 = control by PWM, 0 = control by SMBus).

LAMP_CTL: Inverter on/off bit (1 = on, 0 = off).

MAX8759A

A value of 1 written to LAMP_CTL turns on the lamp as quickly as possible. A value of zero written to LAMP_CTL immediately turns off the lamp.

The PWM_SEL bit determines whether the SMBus or PWM input should control brightness when the inverter is not in ALS mode. This bit has no effect when ALS_CTL is set to 1.

The PWM_MD bit selects the manner in which the PWM input is to be interpreted. When this bit is zero, the PWM input reflects a percentage change in the current brightness (i.e., DPST mode) and follows the following equation:

DPST brightness = BRTCURRENT × DPWM

where BRT_{CURRENT} is the current brightness setting from either ALS or SMBus without influence from the PWM input and D_{PWM} is the duty cycle of the PWM signal.

When PWM_MD bit is 1, the PWM input has no effect on the brightness setting unless the inverter is in PWM mode.

When ALS_CTL is 1, the inverter controls brightness based primarily on the light reading from the ALS. However, the ALS brightness setting can be modified if the PWM_MD bit is set to zero. When the ALS_CTL bit is zero, the inverter controls the brightness according

Table 4. Operating Modes Selected byDevice Control Register Bits 3, 2, and 1

ALS_CTL	PWM_MD	PWM_SEL	MODE
1	1	Х	ALS mode
1	0	Х	ALS mode with DPST
0	Х	1	PWM mode
0	1	0	SMBus mode
0	0	0	SMBus mode with DPST

X = Don't care.

Fault/Status Register [0x02] (POR = 0x00) This register has 3 status bits that allow monitoring the inverter's operating state. Bit 0 is a logical OR of openlamp fault and overcurrent fault. Bit 2 indicates secondary/UL overcurrent fault. Bit 3 always indicates the current lamp on/off status. The value of this bit is one whenever both lamp 1 and lamp 2 are on. The value of to the PWM input (PWM mode), the SMBus setting (SMBus mode), or a combination of the two (SMBus mode with DPST).

The relationships among these 3 control bits can be thought of as specifying an operating mode for the inverter. The defined modes are shown in Table 4. Note that depending on the settings of some bits, other bits have no effect and are don't-care bits; they are shown with a value of X in Table 4. For example, when the ALS_CTL bit is 1, the value of PWM_SEL has no effect on the operation of the inverter, so its value is shown as X.

ALSDEL0 and ALSDEL1 set the delay time required to change the brightness in ALS mode. This delay time is necessary for smooth transitions during brightness change. Table 5 shows the available delays.

Note that the behavior of register 0x00 (brightness control register) is affected by certain combinations of the control bits as shown in Table 4.

When SMBus mode is selected, register 0x00 reflects the last value written to it. However, when any non-SMBus mode is selected, register 0x00 reflects the current brightness value based on the current mode of operation.

DELAY TIME Ν ALSDEL0 ALSDEL1 PERIODS (ms) 25 5 1 1 1 0 15 3 0 10 2 1 0 0 20 (default) 4

Table 5. Delay Time Selected by DeviceControl Register Bits 5, 4

this bit is zero whenever lamp 1 or lamp 2 is off. The remaining bits are reserved for future use. All reserved bits return a zero when read. All the bits in this register are read only. A write-byte cycle to register 0x02 has no effect. Write zero to bit 0 of register 0x01 to clear the fault bit.

BIT 7 (R)	BIT 6 (R)	BIT 5 (R)	BIT 4 (R)	BIT 3 (R)	BIT 2 (R)	BIT 1 (R)	BIT 0 (R)
Reserved	Reserved	Reserved	Reserved	LAMP_STAT	OV_CURR	Reserved	FAULT

LAMP_STAT: Lamp status bit (1 = lamp 1 and lamp 2 are on, 0 = lamp 1 or lamp 2 is off).

OV_CURR: Secondary/UL overcurrent fault (1 = secondary/UL overcurrent fault, 0 = no secondary/UL overcurrent).

FAULT: Fault bit (1 = open-lamp or primary overcurrent fault, 0 = no fault).



Identification Register [0x03] (POR = 0x02)

The identification register contains two bit fields to denote the manufacturer and the silicon revision. The bit

field widths allow up to 32 vendors with up to eight silicon revisions each. This register is read only. A writebyte cycle to register 0x03 has no effect.

BIT 7 (R)	BIT 6 (R)	BIT 5 (R)	BIT 4 (R)	BIT 3 (R)	BIT 2 (R)	BIT 1 (R)	BIT 0 (R)
MFG4	MFG3	MFG2	MFG1	MFG0	REV2	REV1	REV0

MFG[4..0]: Manufacturer ID (the vendor ID for Maxim is 0).

REV[2..0]: Silicon rev (revs 0-7 allowed for silicon revisions).

ALS Status Register [0x04] (POR = 0x00)

The ALS should return a value reflecting the brightness setting based on the ALS input. The register has 8 bits that define a full range of 256 brightness levels. The

register is read only and a write-byte cycle has no effect. A read-byte cycle to register 0x04 returns the current reading of ALS, regardless of the operating mode set in register 0x01.

BIT 7 (R)	BIT 6 (R)	BIT 5 (R)	BIT 4 (R)	BIT 3 (R)	BIT 2 (R)	BIT 1 (R)	BIT 0 (R)
ALS7	ALS6	ALS5	ALS4	ALS3	ALS2	ALS1	ALS0

ALS[7..0]: 256 steps of ambient-light sensor reading.

ALS Low-Limit Register [0x05] (POR = 0x00)

The value in this read-write register reflects the lowest possible brightness value the inverter can set based on inputs from the ALS. Users can change this value so that they can control the effect of ALS. A write-byte cycle to register 0x05 sets the lowest possible brightness value

that can be set based on ALS inputs. If the brightness setting due to ALS is lower than the value written to this register, the inverter immediately increases the brightness setting to the newly written value. A read-byte cycle to register 0x05 returns the current minimum brightness value that can be set based on ALS inputs.

BIT 7 (R/W)	BIT 6 (R/W)	BIT 5 (R/W)	BIT 4 (R/W)	BIT 3 (R/W)	BIT 2 (R/W)	BIT 1 (R/W)	BIT 0 (R/W)
ALSLL7	ALSLL6	ALSLL5	ALSLL4	ALSLL3	ALSLL2	ALSLL1	ALSLL0

ALSLL[7..0]: The lowest brightness setting that can be set based on ALS inputs.

ALS High-Limit Register [0x06] (POR = 0xFF)

The value in this read-write register reflects the highest possible brightness value the inverter can set based on inputs from the ALS. Users can change this value so that they can control the effect of ALS. A write-byte cycle to register 0x06 sets the highest possible brightness value that can be set based on ALS inputs. If the brightness setting due to ALS is higher than the value written to this register, the inverter immediately decreases the brightness setting to the newly written value. A read-byte cycle to register 0x06 returns the current maximum brightness value that can be set based on ALS inputs. The default value of register 0x06 is 0xFF, which corresponds to the maximum brightness.

BIT 7 (R/W)	BIT 6 (R/W)	BIT 5 (R/W)	BIT 4 (R/W)	BIT 3 (R/W)	BIT 2 (R/W)	BIT 1 (R/W)	BIT 0 (R/W)
ALSHL7	ALSHL6	ALSHL5	ALSHL4	ALSHL3	ALSHL2	ALSHL1	ALSHL0

ALSHL[7..0]: The highest brightness setting that can be set based on ALS inputs.

Applications Information

MOSFETs

The MAX8759A requires four external n-channel power MOSFETs: NL1, NL2, NH1, and NH2 to form a fullbridge inverter circuit. The controller senses the on-state drain-to-source voltage of the two low-side MOSFETs NL1 and NL2 to detect the transformer primary current, so the R_{DS(ON}) of NL1 and NL2 should be matched. For instance, if dual MOSFETs are used to form the full bridge, NL1 and NL2 should be in one package. Since the MAX8759A uses the low-side MOSFET R_{DS(ON}) for primary overcurrent protection, the lower the MOSFET R_{DS(ON}), the higher the current limit. Therefore, the user should select a dual logic-level n-channel MOSFET with low R_{DS(ON}) to minimize conduction loss, and keep the primary current limit at a reasonable level.

The regulator uses ZVS to softly turn on each of four switches in the full bridge. ZVS occurs when the external power MOSFETs are turned on when their respective drain-to-source voltages are near 0V (see the *Resonant Operation* section). ZVS effectively eliminates the instantaneous turn-on loss of MOSFETs caused by Coss (drain-to-source capacitance) and parasitic capacitance discharge, and improves efficiency and reduces switching-related EMI.

Setting the Lamp Current

The MAX8759A senses the lamp current flowing through sense resistors connected between the lowvoltage terminals of the lamps and ground. The voltages across the sense resistors are fed to IFB1 and IFB2 and are internally full-wave rectified. The MAX8759A controls the desired lamp current by regulating the average of the rectified IFB_ voltages. To set the RMS lamp current in a single-lamp application, determine the value of the sense resistor as follows:

$$R1 = \frac{\pi \times 785 \text{mV}}{2\sqrt{2} \times \text{I}_{\text{LAMP(RMS)}}}$$

where I_{LAMP(RMS)} is the desired RMS lamp current and 785mV is the typical value of the IFB1 regulation point specified in the *Electrical Characteristics* table. To set the RMS lamp current to 6mA, the value of the sense resistor should be 148 Ω . The closest standard 1% resistors are 147 Ω and 150 Ω . The precise shape of the lamp-current waveform, which is dependent on lamp parasitics, influences the actual RMS lamp current. Use a true RMS current meter to make final adjustments.

Setting the Secondary Voltage Limit

The MAX8759A limits the transformer secondary voltage during startup and lamp-out faults. The secondary voltage is sensed through the capacitive voltagedivider formed by C4 and C5 (Figure 1). The VFB voltage is proportional to the CCFL voltage. The selection of the parallel resonant capacitor C1 is described in the *Transformer Design and Resonant Component Selection* section. C4 is usually between 10pF and 22pF. After the value of C4 is determined, select C5 using the following equation to set the desired maximum RMS secondary voltage VLAMP(RMS)_MAX:

$$C5 = \frac{\sqrt{2 \times V_{LAMP(RMS)}MAX}}{2.3V} \times C4$$

where the 2.3V is the typical value of the VFB peak voltage when the lamp is open. To set the maximum RMS secondary voltage to 1800V when C4 is 10pF, use 10nF for C5.

Setting the Secondary Current Limit

The MAX8759A limits the secondary current even if the IFB_ sense resistors are shorted or transformer secondary current finds its way to ground without passing through the sense resistors. ISEC monitors the peak voltage across the sense network (R2 and C6 in Figure 1) connected between the low-voltage terminal of the transformer secondary winding and ground. Using an RCsense network instead of a single-sense resistor makes the secondary current-limit frequency dependent. The UL safety standard requires the AC peak current in a limitedcurrent circuit should not exceed 0.7mA for frequencies below 1kHz. For frequencies above 1kHz, the limit of 0.7mA is multiplied by the value of the frequency in kilohertz, but should not exceed 70mA peak when the frequency is equal to or above 100kHz. To meet the UL current-limit specifications, determine the value of R2 using the current limit at 1kHz and determine the value of C6 using the current limit at 100kHz:

$$R_2 > \frac{1.23V}{0.7mA} = 1.75k\Omega$$

$$C6 < \frac{70 \text{ MA}}{2\pi \times 100 \text{ kHz} \times 1.23 \text{ V}} = 90 \text{ nF}$$

where 1.23V is the typical value of the ISEC peak voltage when the transformer secondary is shorted. The circuit of Figure 1 uses $3.9k\Omega$ for R2 and 68nF for C6.

Transformer Design and Resonant Component Selection

The transformer is the most important component of the resonant tank circuit. The first step in designing the transformer is to determine the transformer turns ratio. The ratio must be high enough to support the CCFL operating voltage at the minimum supply voltage. The transformer turns ratio N can be calculated as follows:

$$N \ge \frac{V_{LAMP(RMS)}}{0.9 \times V_{IN(MIN)}}$$

where V_{LAMP(RMS)} is the maximum RMS lamp voltage in normal operation, and V_{IN(MIN)} is the minimum DC input voltage. If the maximum RMS lamp voltage in normal operation is 700V and the minimum DC input voltage is 7.5V, the turns ratio should be greater than 104. The turns ratio of the transformer used in the circuit of Figure 1 is 110.

The next step in the design procedure is to determine the desired operating frequency range. The MAX8759A is synchronized to the natural resonant frequency of the resonant tank. The resonant frequency changes with operating conditions, such as the input voltage, lamp impedance, etc. Therefore, the switching frequency varies over a certain range. To ensure reliable operation, the resonant frequency range must be within the operating frequency range specified by the CCFL transformer manufacturer. As discussed in the Resonant Operation section, the resonant frequency range is determined by transformer secondary leakage inductance L, the primary series DC blocking capacitors (Cs), and the secondary parallel resonant capacitor CP. Since it is difficult to control the transformer leakage inductance, the resonant tank design should be based on the existing secondary leakage inductance of the selected CCFL transformer. The leakage inductance values can have large tolerance and significant variations among different batches. It is best to work directly with transformer vendors on leakage inductance requirements. The MAX8759A works best when the secondary leakage inductance is between 250mH and 350mH. Series capacitor C_S sets the minimum operating frequency, which is approximately two times the series resonant peak frequency. Choose:

$$C_{S} \leq \frac{N^{2}}{\pi^{2} \times f^{2}_{MIN} \times L}$$

where f^2_{MIN} is the minimum operating frequency range. In the circuit of Figure 1, the transformer's turns ratio is 110 and its secondary leakage inductance is approximately 300mH. To set the minimum operating frequency to 30kHz, the total series capacitance needs to be less than 4.5 μ F. Therefore, two 2.2 μ F capacitors (C2 and C3) are used in Figure 1.

Parallel capacitor CP sets the maximum operating frequency, which is also the parallel resonant peak frequency. Choose:

$$C_{P} \ge \frac{C_{S}}{4\pi^{2} \times f^{2}_{MAX} \times L \times C_{S} - N^{2}}$$

In the circuit of Figure 1, to set the maximum operating frequency to 100kHz, CP needs to be larger than 8.6pF. A 10pF high-voltage capacitor (C4) is used in Figure 1. The transformer core saturation should also be considered when selecting the operating frequency. The primary winding should have enough turns to prevent transformer saturation under all operating conditions. Use the following expression to calculate the minimum number of turns N1 of the primary winding:

$$N1 > \frac{D_{MAX} \times V_{IN(MAX)}}{B_S \times S \times f_{MIN}}$$

where D_{MAX} is the maximum duty cycle (approximately 0.8) of the high-side switches, $V_{IN(MAX)}$ is the maximum DC input voltage, B_S is the saturation flux density of the core, and S is the minimal cross-section area of the core.

COMP Capacitor Selection

The COMP capacitor sets the speed of the current loop that is used during startup, maintaining lamp-current regulation, and during transients caused by changing the input voltage. To maintain stable operation, the COMP capacitor (C_{COMP}) needs to be at least 3.3nF.

The COMP capacitor also limits the dynamics of the lamp-current envelope in DPWM operation. At the end of the DPWM on cycle, the MAX8759A turns on a 110 μ A internal current source to linearly discharge the COMP capacitor. Use the following equation to set the fall time:

$$C_{COMP} = \frac{110\mu A \times t_{FALL}}{V_{COMP}}$$

where t_{FALL} is the fall time of the lamp-current envelope and V_{COMP} is the COMP voltage when the lamp current is in regulation. At the beginning of the DPWM on cycle, the COMP capacitor is charged by a transconductance error amplifier. The rise time is about three times longer than the fall time.

Setting the Fault-Delay Time

The TFLT capacitor determines the delay time for both the open-lamp fault and secondary short-circuit fault. The MAX8759A charges the TFLT capacitor with a 1µA current source during an open-lamp fault and charges the TFLT capacitor with a 135µA current source during a secondary short-circuit fault. Therefore, the secondary short-circuit fault delay time is approximately 135 times shorter than that of open-lamp fault. The MAX8759A sets the fault latch when the TFLT voltage reaches 4V. Use the following equations to calculate the open-lamp fault delay (T_{OPEN_LAMP}) and secondary short-circuit fault delay (T_{SEC_SHORT}):

$$T_{OPEN_LAMP} = \frac{C_{TFLT} \times 4V}{1\mu A}$$
$$T_{SEC_SHORT} = \frac{C_{TFLT} \times 4V}{135\mu A}$$

Bootstrap Capacitors

The high-side gate drivers are powered using two bootstrap circuits. The MAX8759A integrates the bootstrap diodes so only two 0.1μ F bootstrap capacitors are needed. Connect the capacitors (C10 and C11 in Figure 1) between LX1 and BST1, and between LX2 and BST2 to complete the bootstrap circuits.

Dual-Lamp Operating Circuit

The MAX8759A includes two lamp current feedback input pins that support dual-lamp applications with a minimum number of external components. Figure 11 shows the typical dual-lamp operating circuit.

Layout Guidelines

Careful PCB layout is important to achieve stable operation. The high-voltage section and the switching section of the circuit require particular attention. The high-voltage sections of the layout need to be well separated from the control circuit. Most layouts for singlelamp notebook displays are constrained to long and narrow form factors, so this separation occurs naturally. Follow these guidelines for good PCB layout:

- Keep the high-current paths short and wide, especially at the ground terminals. This is essential for stable, jitter-free operation and high efficiency.
- Use a star ground configuration for power and analog grounds. The power and analog grounds should be completely isolated—meeting only at the center of the star. The center should be placed at the analog ground pin (GND). Using separate copper islands for these grounds can simplify this task. Quiet analog ground is used for V_{CC}, COMP, FREQ, and TFLT.
- Route high-speed switching nodes away from sensitive analog areas (V_{CC}, COMP, FREQ, and TFLT). Make all pin-strap control input connections to analog ground or V_{CC} rather than power ground or V_{DD}.
- Mount the decoupling capacitor from V_{CC} to GND as close as possible to the IC with dedicated traces that are not shared with other signal paths.
- The current-sense paths for LX1 and LX2 to GND must be made using Kelvin-sense connections to guarantee the current-limit accuracy. With 8-pin SO MOSFETs, this is best done by routing power to the MOSFETs from outside, using the top copper layer, while connecting GND and LX inside (underneath) the 8-pin SO package.
- Ensure the feedback connections are short and direct. To the extent possible, IFB1, IFB2, VFB, and ISEC connections should be far away from the high-voltage traces and the transformer.
- To the extent possible, high-voltage trace clearance on the transformer's secondary should be widely separated. The high-voltage traces should also be separated from adjacent ground planes to prevent lossy capacitive coupling.
- The traces to the capacitive voltage-divider on the transformer's secondary need to be widely separated to prevent arcing. Moving these traces to opposite sides of the board can be beneficial in some cases.





Figure 11. Typical MAX8759A Dual-Lamp Operating Circuit




Chip Information

TRANSISTOR COUNT: 16,138 PROCESS: BICMOS

MAX8759A

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)

							10N D	IMEN:	SIONS]			Γ		EX	POSED	PAD	VARIAT	IONS	
YKG.	16	L 5>	6	20)L 5	i×5	26	BL S	5×5	3	2L 5	×5	4	0L 5	i×5	1			F	PKG.	1	D2			E2	
YMBOL	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.					CODES	MIN.	NDM.	MAX.	MIN.		MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	1			F	1655-2	3.00	3.10	3.20	3.00	3.10	3.20
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	5				1655-3	3.00	3.10	3.20	3.00	3.10	3.20
A2		0 REI	_		20 RE	_	_	20 RE		_	20 RE			20 RE					F	1655N-1	3.00	3.10	3.20	3.00	3.10	3.20
b	0.25			_			_								_	_			F	2055-3	3.00	3.10	3.20	3.00	3.10	3.20
D											5.00								F	2055-4	3.00	3.10	3.20	3.00	3.10	3.20
E			_								5,00					4			F	2055-5	3.15	3.25	3.35	3.15	3.25	3.35
e .	1 1	<u>30 BS</u>			65 B	-		50 B:	-		. <u>50</u> 395	<u>-</u>		40 BS	sc. -	+			- H	2055MN-		3.25		3.15	3.25	
<u>к</u> L	0.25		_	0.25			0.25			0.25	- 0.40		0.25			-			- H	2855-3	3.15	3.25		3.15	3.25	3.35
N	10.30	16	0.50	0.45	20	0.65	U.40	28	10.60	0.30	32	0.50	0.30	40	0.30	Ή			- H	2855-4	2.60	2.70		2.60	2.70	
ND	+	4			5			7			8			10		1				2855-5	2.60	2.70	2.80	2.60	2.70	2.80
NE	1	4	_		5			7			8			10		1			F	2855-6	3.15	3.25	3.35	3.15	3.25	3.35
JEDEC	V	/HHB		١	HHC		h	/HHD-	-1	V	/HHD-a	2	-			1			F	2855-7	2.60	2.70	2.80	2.60	2.70	2.90
																-			F	2855-8	3.15	3.25	3.35	3.15	3.25	3.35
																			F	2855N-1	3.15	3.25	3.35	3.15	3.25	3.35
NDTES: 1. DII		NITNE	о т		ANCT			эм ті		4E V1		1004								3255-3	3.00	3.10	3.20	3.00	3.10	3.20
				ULER	MINCT	เกม น	טואר טר												L							
			NS /	ARE 1	N MT		TERS												- H	3255-4	3.00	3.10	3.20	3.00	3.10	3.20
3. N	IS TH							S. AN			IN D								Ē	13255-4 13255M-4		3.10 3.10	3.20	3.00 3.00	3.10 3.10	3.20
		е то	TAL	NUMB	ER D	F TE	RMINA	S. ANI	GLES	ARE	IN D	EGRE	ES.	ION S	HALL	L			Ē				3.20	3.00		3.20 3.20
<u>ал</u> тн		e to Minal	TAL 41	NUMB	ER DI	f tei Er an	RMINA ND TE	S. ANI NES, RMIN	GLES	are Umbe	in di Ring	EGRE	es. /enti							13255M-4 13255-5 13255N-1	3.00 3.00 3.00	3.10 3.10 3.10	3.20 3.20 3.20	3.00 3.00 3.00	3.10 3.10 3.10	3.20 3.20 3.20
4. тн со ор	ie ter Inform Tional	e to Minal To L, Bu	TAL L #1 JESI JT MU	NUMBI IDEN 95- JST B	er di Tifie 1 spi 8e le	f tei Er an P-012 JCate	rmina ND Te 2. De 2. Vi	S. AN NLS, IRMIN ETAIL ITHIN	GLES AL N .S OF THE	Are Unbe Ter Zoni	IN DI RING MINAL E IND	EGRE CON . #1 ICAT	es. /ent: Iden	TIFIE	r ar	RE	۰L #	1		3255M-4 3255-5 3255N-1 14055-1	3.00 3.00 3.00 3.40	3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.20 3.60	3.00 3.00 3.00 3.40	3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.20 3.60
АД ТН СО ОР 1101	HE TER INFORM TIONA ENTIFI	e to Minal to L, bu Er M	TAL _ #1 JESI JT MU AY J	NUMBI IDEN 95- JST B E EI	er di Tifie 1 Spi E Lo Ther	F Tei Er an P-012 JCate A M	RMINA ND TE 2. DE 2. DE 2. DE 2. DE	S. AN NLS. IRMIN ETAIL ITHIN IR M	GLES AL N .S OF THE ARKEI	ARE UMBE TER ZONI D FE4	IN D RING MINAL E IND ATURE	EGRE CONV . #1 ICAT	es. /ent: Iden Ed. T	TIFIE HE T	r ar Ermin	re (Nal	4∟#	1		3255M-4 3255-5 3255N-1 4055-1 4055-2	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.60 3.60
4. тн со ор 111 5. ли	ie ter Inform Ptionai Entifi Mensii	E TO MINAL TO L, BU ER M IN 10	TAL _ #1 JESI JT MU AY I APPL	NUMBI IDEN 95- JST B E EI JES	ER DI TIFIE 1 SPI E LO THER TO M	F TEI ER AN P-012 ICATE A MI IETAL	RMINA 10 TE 2. DE 2. DE 10 VI 0LD (LIZE)	s. Ani NLS. Ermin Etail Thin Jr M D Tei	GLES AL N .S OF THE ARKEI	ARE UMBE TER ZONI D FE4	IN D RING MINAL E IND ATURE	EGRE CONV . #1 ICAT	es. /ent: Iden Ed. T	TIFIE HE T	r ar Ermin	re (Nal	√_ #	1		3255M-4 3255-5 3255N-1 14055-1	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00 3.40	3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.20 3.60
	HE TER INFORM PTIONAL ENTIFI MENSIO 25 mm D AND POPUL IPLANA 2855-3 ARPAGE RKING IMBER	E TO MINAL TO L, BU ER M AND NE R AND NE R ATION RITY CON , T28 SHA IS F OF L	TAL I JESI JESI JT MU APPL 0.30 EFER N IS APPL FORM 355-0 NLL N TOR F EADS	NUMBI IDEN 95- JST E E ET JES MM F POSS LIES IS TO 6, T4 NOT E PACKA SHO	ER DI ITIFIE 1 SPI E LO THER TO M THE SIBLE TO 1 JED 055- CXCEE VO A	F TEI FR AN P-012 JCATE A MI IETAL TERM NUMB TIETAL IETAL	RMINA ND TE 2. DE 2. DE	S. ANI REALS. REMIN ETAIL THIN D TEI TIP. F TEE MMETI SED H , EXCO 55-2 N RI REFER	GLES AL N S OF THE ARKEI RMINA RMINA RMINA RMINA RMINA RMINA RMINA REAT 2. EFERE RENCE	ARE UMBE TER ZONI D FEA L AN ALS C FAS SINK EXPO	IN D RING MINAL E IND ATURE ID IS IN EA SLUC ISED I SLUC ISED I ONLY	EGRE CUNV #1 ICAT MEA CH 1 G AS PAD	ES. /ENT: IDEN ED. T SURE: D ANI VEL DIME	TIFIE THE T D BE1 D E S L AS NSION	r Ar Ermi Tveei Ide I The I For	re (Nal Re: Ti R	ERM	ECTIVE MINALS		3255H-4 3255-5 3255N-1 4055-1 4055-2 4055MN-	3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.50 3.50 3.50	3.20 3.20 3.20 3.60 3.60 3.60	3.00 3.00 3.00 3.40 3.40 3.40	3.10 3.10 3.50 3.50 3.50	3.20 3.20 3.20 3.60 3.60 3.60
	HE TER INFORM PTIONAL ENTIFI MENSIC 25 mm) AND PLANA 20 JPLANA 20	E TO MINAL TO L, BU ER M AND NE R AND RITY CON L, T2E CSHA IS F DF L NTER ENSIG	TAL 1 41 JESI JESI APPL 0.30 EFER APPL 0.30 EFER APPL 1 0.30 EFER APPL 1 0.30 EFER APPL 1 0.30 EFER APPL 1 0.30 EFER APPL 1 0.30 EFER APPL 1 0.30 EFER APPL 1 0.30 EFER APPL 1 0.30 EFER APPL 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	NUMBI IDEN 95- ST E E EI LIES POSS LIES S TO S TO S TO PACKA S TO PACKA S TO PACKA S TO S TO S TO S TO S TO S TO	ER DI TIFIE 1 SPI E LC THER TO M ROM THE SIBLE SIBLE TO 1 JED 055- CXCEE AGE I WN A BE (TO	F TEI F TEI F AN P-012 ICATE A MI IETAL TERM NUMB IETAL IN IETAL IN I I I I I I I I I I I I I I I I I I	RMINA ND TE D VI D VI D VI LIZEJ (INAL ER D A SYN XPDS D T40 0 T410 TATIO TATIO R R RUE F	S. Ann NLS, RMIN Etail Thin Dr Tei TIP, F Tei MMETI SED H , EXCO DISS-6 , DN RE REFER POSII	GLES AL N S OF THE ARKEI ARKEI RMINA RMINA RMINA RICAL HEAT 2. EFERE ENCE TION	ARE UMBE TER ZONI D FEA AL AN ALS I FAS SINK EXPO	IN D RING MINAL E IND ATURE D IS DN EA SLUC ISED I SLUC ISED I CNLY .Y.	EGRE CONV #1 ICAT MEA: CH J G AS PAD	es. /ent: iden ed. 1 sure:) ani vel dimei	TIFIE THE T D BE1 D E S L AS NSION	r Ar Ermi Tveei Ide I The I For	re (Nal Re: Ti R	ERM	ECTIVE MINALS		13255H-4 13255-5 13255N-1 14055-1 14055-2 14055HN-	3.00 3.00 3.00 3.40 3.40 3.40 1 3.40	3.10 3.10 3.50 3.50 3.50 3.50	3.20 3.20 3.20 3.60 3.60 3.60	3.00 3.00 3.40 3.40 3.40	3.10 3.10 3.50 3.50 3.50	3.20 3.20 3.60 3.60 3.60

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

32

© 2007 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products, Inc.