# Description

The SiT9375 is a differential MEMS oscillator that is engineered for low-jitter applications requiring standard frequencies from 25 MHz to 644.53125 MHz.

In addition to standard differential signal types, a unique FlexSwing<sup>™</sup> output-driver performs like LVPECL and provides independent control of voltage swing and DC offset to simplify interfacing with chipsets having non-standard input voltage requirements and eliminate all external source-bias resistors. The device also integrates multiple on-chip regulators to filter power supply noise, eliminating the need for an external dedicated LDO.

The SiT9375 can be factory programmed for specific combinations of frequency, stability, output signaling, voltage, and output enable functionality. Programmability enables designers to optimize clock configurations while eliminating long lead times and customization costs associated with quartz devices where each combination is custom built.

The wide frequency range and programmability makes this device ideal for communications, enterprise, and industrial applications that require a variety of frequencies and operate in noisy environments.

Refer to Manufacturing Notes for proper reflow profile, tape and reel dimension, and other manufacturing related information.



# **Block Diagram**




Figure 1. SiT9375 Block Diagram

# Features

- Standard frequencies from 25 MHz to 644.53125 MHz
- 150 fs RMS typical phase jitter, 12 kHz to 20 MHz
- 9 fs/mV typical PSNR
- LVPECL, LVDS, HCSL, Low-power HCSL, and FlexSwing signaling options
- ±20, ±25, ±30, and ±50 ppm frequency stabilities
- Wide temperature range (-40°C to 105°C)
- Factory programmable options for low lead time
- 1.8 V, 2.5 V, 3.3 V, and wide continuous power supply voltage range options
- 2 x 1.6, 2.5 x 2, 3.2 x 2.5 mm x mm package (Contact SiTime for 7 x 5, and 5 x 3.2 mm x mm packages)

# **Applications**

- 100G/200G/400G/800G network equipment
- Optical modules
- Coherent optics
- Network switches, routers
- Industrial networking equipment
- Server and storage systems
- Test and measurement
- Broadcast video

Related products for automotive applications. For aerospace and defense applications SiTime recommends using only Endura™ SiT9356.

# Package Pinout






Figure 2. Pin Assignments (Top view) (Refer to Table 16 for Pin Descriptions)

# **Ordering Information**





#### Note:

- 1. Contact SiTime for other package sizes.
- 2. Contact SiTime for Spread Spectrum option for EMI reduction.

### Table 1. Ordering Codes for Supported Tape & Reel Packing Method

Device Size (mm x mm)	8 mm T&R (3ku)	8 mm T&R (1ku)	8 mm T&R (250u)
2.0 x 1.6	D	E	G
2.5 x 2.0	D	E	G
3.2 x 2.5	D	E	G

### **Table 2. Supported Frequencies**

25.000000 MHz	30.720000 MHz	50.000000 MHz	53.125000 MHz	61.440000 MHz	62.500000 MHz	74.250000 MHz	75.000000 MHz
98.304000 MHz	100.000000 MHz	106.250000 MHz	122.880000 MHz	125.000000 MHz	133.333333 MHz	148.500000 MHz	150.000000 MHz
153.600000 MHz	155.520000 MHz	156.250000 MHz	159.375000 MHz	160.000000 MHz	161.132813 MHz	166.666666 MHz	200.000000 MHz
212.500000 MHz	250.000000 MHz	300.000000 MHz	312.500000 MHz	322.265625 MHz	333.330000 MHz	425.000000 MHz	625.000000 MHz
644.531250 MHz							



# **Table Of Contents**

Description	1
Features	1
Applications	1
Block Diagram	1
Package Pinout	1
Ordering Information	2
Electrical Characteristics	4
Pin Description	14
FlexSwing Configurations	15
Test Circuit Diagrams	17
Test Setups for LVPECL Measurements Test Setups for FlexSwing Measurements Test Setups for LVDS Measurements Test Setups for HCSL Measurements Test Setups for Low Power HCSL Measurements	
Waveform Diagrams	
Termination Diagrams	
LVPECL and FlexSwing Termination LVDS, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V HCSL, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V Low-power HCSL, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V Dimensions and Patterns — 2.0 x 1.6 mm x mm	25 25 25
Dimensions and Patterns — 2.5 x 2.0 mm x mm	27
Dimensions and Patterns — 3.2 x 2.5 mm x mm	28
Additional Information	29
Revision History	29



# **Electrical Characteristics**

All Min and Max limits in the Electrical Characteristics tables are specified over operating temperature and rated operating voltage with standard output termination shown in the termination diagrams. Typical values are at 25°C and nominal supply voltage. See Test Circuit Diagrams for the test setups used with each signaling type.

### Table 3. Electrical Characteristics – Common to All Output Signaling Types

				<u> </u>							
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition					
	,			Frequency R							
Output Frequency Range	f	Sta	ndard freq		MHz	Refer to frequencies listed in Ordering Information section.					
	,		r	Frequency Sta	ability						
		-	-	±20	ppm						
Frequency Stability	F stab	-	-	±25	ppm	Inclusive of initial tolerance, operating temperature, rated power supply voltage, load variation of 2 pF ± 10%, and 10 years aging					
	'_otab	-	-	±30	ppm	at 85°C					
		-	-	±50	ppm						
10 Year Aging	F_10y	-	±0.5	_	ppm	Ambient temperature of 85°C					
Temperature Range											
		-20	-	+70	°C	Extended commercial, ambient temperature					
Oneveting Temperature Dense	Tues	-40	-	+85	°C	Industrial, ambient temperature					
Operating Temperature Range	T_use	-40	-	+95	°C	Ambient temperature					
		-40	-	+105	°C	Extended industrial, ambient temperature					
				Supply Volt	age						
		1.71	-	3.63	V	Voltage-supply order code "YY"					
		2.25	-	3.63	V	Voltage-supply order code "XX"					
Supply Voltage	Vdd	1.71	1.80	1.89	V	Voltage-supply order code "18". Contact SiTime for 1.5 V					
		2.25	2.50	2.75	V	Voltage-supply order code "25"					
		2.97	3.30	3.63	V	Voltage-supply order code "33"					
				Input Characte	ristics	·					
Input Voltage High	VIH	70%	-	-	Vdd	Logic High function for Pin 1					
Input Voltage Low	VIL	-	-	30%	Vdd	Logic High function for Pin 1					
Input Pull-up/Pull-down Impedance	Z_in	112.9	120	133.4	kΩ	Pin 1 for OE function					
			(	Output Charact	eristics						
Duty Cycle	DC	48	-	52	%	See Figure 15 for waveform.					
			Sta	artup, OE and S	SE Timing	I					
Startup Time	T_start	-	1.2	2	ms	Measured from the time Vdd reaches its rated minimum value					
Output Enable Time 1	T_oe	_	_	100+3 clock cycles	ns	For all signaling types except Low-Power HCSL. Measured from the time OE pin toggles to enable logic level to the time clock pins reach 90% of final swing. See Figure 21 for waveform.					
Output Enable Time 2	T_oe	-	-	500+3 clock cycles	ns	For Low-Power HCSL signaling type. Measured from the time OE pin toggles to enable logic level to the time clock pins reach 90% of final swing. See Figure 21 for waveform.					
Output Disable Time	T_od	_	_	100+3 clock cycles	ns	Measured from the time OE pin toggles to disable logic level to the last clock edge. See Figure 22 for waveform.					
Jitter and Phase Noise, measured at f = 156.25 MHz unless specified otherwise											
	Jitter and	Phase No	,								
RMS Phase Jitter (random)	Jitter and T_phj	–	150	200	fs	12 kHz to 20 MHz offset frequency integration bandwidth Refer to SiT9501 for <100 fs rms jitter.					
RMS Phase Jitter (random)		– –		200	fs dBc						
RMS Phase Jitter (random) Spurious Phase Noise	T_phj	_	150		_	Refer to SiT9501 for <100 fs rms jitter.					
	T_phj PN_spur_a	-	150 -110	_	dBc	Refer to SiT9501 for <100 fs rms jitter.           12 kHz to 20 MHz offset frequency range           12 kHz to 20 MHz offset frequency range. Measured at					

Note:

3. Measured according to JESD65B using Keysight DSAX91604A Oscilloscope.

**Table 4. Electrical Characteristics – LVPECL** | Supply voltage ("order code"): 2.5 V  $\pm$ 10% ("25"), 3.3 V  $\pm$ 10% ("33"),2.25 V to 3.63 V ("XX"). All typical specifications are measured at nominal supply voltage of 2.5 V and nominal frequency of156.25 MHz unless otherwise stated. See Figure 4 and Figure 5 for test setups.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition				
	Current Consumption									
Current Consumption, Output Enabled without Termination	ldd_oe_nt	-	35.5	42.5	mA	Excluding load termination current.				
Current Consumption, Output		-	46	56	mA	Including load termination current as shown in Figure 26 for Vdd=3.3 V $\pm$ 10%, Vdd=2.25 V to 3.63 V and R3=220 Ohms.				
Enabled with Termination 1	ldd_oe_wt1	_	46	52	mA	Including load termination current as shown in Figure 26 for Vdd=2.5 V ±10% and R3=220 Ohms.				
Current Consumption, Output Enabled with Termination 2	ldd_oe_wt2	_	62	68	mA	Including load termination current. See Figure 27 for termination.				
Current Consumption Output		-	53.5	65	mA	Including load termination current as shown in Figure 26 for Vdd=3.3 V ±10%, Vdd=2.25 V to 3.63 V and R3=220 Ohms. Driver output is at logic-high voltage levels.				
Disabled with Termination 1	ldd_od_wt1	-	53.5	61	mA	Including load termination current as shown in Figure 26 for Vdd=2.5 V ±10% and R3=220 Ohms. Driver output is at logic-high voltage levels.				
Current Consumption, Output Disabled with Termination 2	ldd_od_wt2	-	73.5	80	mA	Including load termination current. See Figure 27 for termination. Driver output is at logic-high voltage levels.				
			Output	Characteri	stics					
Output High Voltage	VOH	Vdd-1.075	Vdd-0.95	Vdd-0.86	V	See Figure 14 for waveform.				
Output Low Voltage	VOL	Vdd-1.84	Vdd-1.7	Vdd-1.62	V	See Figure 14 for waveform.				
Output Differential Voltage Swing	V_Swing	1.4	1.5	1.65	V	See Figure 15 for waveform.				
Rise/Fall Time	Tr, Tf	-	170	200	ps	20% to 80%. See Figure 15 for waveform.				
Differential Asymmetry, peak-peak	V_da	-	45	-	mV	See Figure 17 for waveform.				
Differential Skew, peak	V_ds	-	±30	-	ps	See Figure 18 for waveform.				
Overshoot Voltage, peak	V_ov	-	12	-	%	Measured as percent of V_Swing. See Figure 19 for waveform.				
		Р	ower Supp	ly Noise Im	munity					
Dennes Ormalia la dura da l'italia		-	9	-	fs/mV	Power supply ripple from 10 kHz to 20 MHz				
Power Supply-Induced Jitter Sensitivity	PSJS	-	2	-	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in Figure 4.				
Dower Supply Induced Phase		-	-79	-	dBc	50 mV peak-peak ripple on VDD.				
Power Supply-Induced Phase Noise	PSPN	-	-92	-	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in Figure 4.				

Page 5 of 29

PRELIMINARY Si Time

**Table 5. Electrical Characteristics – FlexSwing** | Supply voltage ("order code") referred to VDD, only: 2.5 V ±10% ("25"), 3.3 V ±10% ("33"), 2.25 V to 3.63 V ("XX"). All typical specifications are measured at nominal frequency of 156.25 MHz unless otherwise stated. See Figure 6 and Figure 7 for test setups.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition			
Current Consumption									
Current Consumption, Output Enabled without Termination	ldd_oe_nt	-	36.5	45	mA	Excluding load termination current.			
Current Consumption, Output	Idd oo ut	-	44	55	mA	Including load termination current, for FlexSwing order code "ER". See Figure 26 for Vdd=3.3 V ±10%, Vdd=2.25 V to 3.63 V, and R3=220 Ohms.			
Enabled with Termination	Idd_oe_wt	_	44	51	mA	Including load termination current, for FlexSwing order code "ER". See Figure 26 for Vdd=2.5 V ±10%, and R3=220 Ohms.			
Current Consumption Output Disabled with Termination	ldd_od_wt	-	49.5	60.5	mA	Including load termination current, for FlexSwing order code "ER". See Figure 26 for Vdd=3.3 V ±10%, Vdd=2.25 V to 3.63 V, and R3=220 Ohms. Driver output is at logic-high voltage levels.			
Disabled with reminiation		-	49.5	57	mA	Including load termination current, for FlexSwing order code "ER". See Figure 26 for Vdd=2.5 V ±10%, and R3=220 Ohms. Driver output is at logic-high voltage levels.			
			Output	Characteri	stics				
Output High Voltage	VOH	VHn -0.13	VHn	VHn +0.1	V	See Figure 14 for waveform; Refer to Table 17 or Table 18 order codes for nominal VOH (i.e. VHn) values			
Output Low Voltage	VOL	VLn -0.13	VLn	VLn +0.12	V	See Figure 14 for waveform; Refer to Table 17 or Table 18 order codes for nominal VOL (i.e. VLn) values			
Output Differential Voltage Swing	V_Swing	-15%	2*( VHn- VLn)	+15%	V	See Figure 15 for waveform.			
Rise/Fall Time	Tr, Tf	-	170	200	ps	20% to 80%. See Figure 15 for waveform.			
Differential Asymmetry, peak-peak	V_da	-	55	-	mV	See Figure 17 for waveform.			
Differential Skew, peak	V_ds	-	±40	-	ps	See Figure 18 for waveform.			
Overshoot Voltage, peak	V_ov	-	12	-	%	Measured as percent of V_Swing. See Figure 19 for waveform.			
			Power Sup	ply Noise I	mmunity				
Device Sumply induced little		_	14	_	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code "ER".			
Power Supply-Induced Jitter Sensitivity	PSJS	-	2	_	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code "ER". Using RC power supply filter as shown in Figure 6.			
Power Supply-Induced Phase	PSPN	-	-75	-	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code "ER".			
Noise	FORIN	-	-93	-	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code "ER". Using RC power supply filter as shown in Figure 6.			



PRELIMINARY



# **Table 6. Electrical Characteristics – FlexSwing** | Supply voltage ("order code") referred to GND, only: 1.8 V ±5% ("18"), 1.71 V to 3.63 V ("YY"). All typical specifications are measured at nominal frequency of 156.25 MHz unless otherwise stated. See Figure 6 and Figure 7 for test setups.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition			
Current Consumption									
Current Consumption, Output Enabled without Termination	ldd_oe_nt	_	38	45	mA	Excluding load termination current.			
		-	45.5	51	mA	Including load termination current, for FlexSwing order code "3E". See Figure 26 for Vdd=1.8 V $\pm$ 5% and R3=220 Ohms.			
Current Consumption, Output Enabled with Termination	ldd_oe_wt	-	45.5	52.5	mA	Including load termination current, for FlexSwing order code "3E". See Figure 26 for Vdd=1.71 V to 3.63 V and R3=220 Ohms.			
Current Consumption Output	ldd od wt	-	51.5	57.5	mA	Including load termination current, for FlexSwing order code "3E". See Figure 26 for Vdd=1.8 V ±5% and R3=220 Ohms. Driver output is at logic-high voltage levels.			
Disabled with Termination	ldd_od_wt	-	51.5	59	mA	Including load termination current, for FlexSwing order code "3E". See Figure 26 for Vdd=1.71 V to 3.63 V and R3=220 Ohms. Driver output is at logic-high voltage levels.			
Output Characteristics									
Output High Voltage	VOH	VHn – 0.1	VHn	VHn + 0.12	V	See Figure 14 for waveform; Refer to Table 17 or Table 18 order codes for nominal VOH (i.e. VHn) values			
Output Low Voltage	VOL	VLn – 0.1	VLn	VLn + 0.12	V	See Figure 14 for waveform; Refer to Table 17 or Table 18 order codes for nominal VOL (i.e. VLn) values			
Output Differential Voltage Swing	V_Swing	-15%	2*( VHn- VLn)	+15%	V	See Figure 15 for waveform.			
Rise/Fall Time	Tr, Tf	-	170	210	ps	20% to 80%. See Figure 15 for waveform.			
Differential Asymmetry, peak-peak	V_da	-	60	-	mV	See Figure 17 for waveform.			
Differential Skew, peak	V_ds	-	±40	-	ps	See Figure 18 for waveform.			
Overshoot Voltage, peak	V_ov	-	12	-	%	Measured as percent of V_Swing. See Figure 19 for waveform.			
			Power Sup	oply Noise I	mmunity				
		-	12	_	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code "3E".			
Power Supply-Induced Jitter Sensitivity	PSJS	-	2	_	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code "3E". Using RC power supply filter as shown in Figure 6.			
Power Supply-Induced Phase	DODN	-	-76	-	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code "3E".			
Noise	PSPN	-	-95	_	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code "3E". Using RC power supply filter as shown in Figure 6.			

**Table 7. Electrical Characteristics – FlexSwing** | Supply voltage ("order code") referred to GND, only: 2.5 V ±10% ("25"), 3.3 V ±10% ("33"), 2.25 V to 3.63 V ("XX"). All typical specifications are measured at nominal frequency of 156.25 MHz unless otherwise stated. See Figure 6 and Figure 7 for test setups.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition				
	Current Consumption									
Current Consumption, Output Enabled without Termination	ldd_oe_nt	-	37	43	mA	Excluding load termination current.				
Current Consumption, Output Enabled with Termination	ldd_oe_wt	-	44.5	51	mA	Including load termination current, for FlexSwing order code "VP". See Figure 26 for Vdd=3.3 V ±10%, Vdd=2.25 V to 3.63 V, and R3=220 Ohms.				
Current Consumption Output Disabled with Termination	ldd_od_wt	-	53	61	mA	Including load termination current, for FlexSwing order code "VP". See Figure 26 for Vdd=3.3 V ±10%, Vdd=2.25 V to 3.63 V, and R3=220 Ohms. Driver output is at logic-high voltage levels.				
			Output	Characteri	stics					
Output High Voltage	VOH	VHn - 0.11	VHn	VHn + 0.1	V	See Figure 14 for waveform; Refer to Table 17 or Table 18 order codes for nominal VOH (i.e. VHn) values				
Output Low Voltage	VOL	VLn - 0.1	VLn	VLn + 0.1	V	See Figure 14 for waveform; Refer to Table 17 or Table 18 order codes for nominal VOL (i.e. VLn) values				
Output Differential Voltage Swing	V_Swing	-15%	2*( VHn- VLn)	+15%	V	See Figure 15 for waveform.				
Rise/Fall Time	Tr, Tf	-	170	200	ps	20% to 80%. See Figure 15 for waveform.				
Differential Asymmetry, peak-peak	V_da	-	60	-	mV	See Figure 17 for waveform.				
Differential Skew, peak	V_ds	-	±40	-	ps	See Figure 18 for waveform.				
Overshoot Voltage, peak	V_ov	-	12	-	%	Measured as percent of V_Swing. See Figure 19 for waveform.				
			Power Sup	ply Noise I	mmunity					
Denver Ornelis ladored litter		-	14	I	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code "VP"				
Power Supply-Induced Jitter Sensitivity	PSJS	-	2	-	fs/mV	Power supply ripple from 10 kHz to 20 MHz. For FlexSwing order code "VP". Using RC power supply filter as shown in Figure 6.				
Davies Oversky lasky and Diversity		-	-75	-	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code "VP".				
Power Supply-Induced Phase Noise	PSPN	-	-93	-	dBc	50 mV peak-peak ripple on VDD. For FlexSwing order code "VP". Using RC power supply filter as shown in Figure 6.				



**Table 8. Electrical Characteristics – LVDS** | Supply voltage ("order code"): 2.5 V ±10% ("25"), 3.3 V ±10% ("33"), 2.25 V to 3.63 V ("XX"). All typical specifications are measured at nominal supply of 2.5 V and nominal frequency of 156.25 MHz unless otherwise stated. See Figure 8 and Figure 9 for test setups.

Parameter	Symbol	Min.	Turn	Max.	Unit	Condition				
Parameter	Symbol	win.	Тур.			Condition				
Current Consumption										
Current Consumption, Output Enabled without Termination	ldd_oe_nt	-	32.5	39	mA	Excluding load termination current.				
Current Consumption, Output Enabled with Termination	ldd_oe_wt	-	36	42	mA	Including load termination current. See Figure 30 for termination.				
Current Consumption Output Disabled with Termination	ldd_od_wt	-	42	48	mA	Including load termination current. See Figure 30 for termination. Driver output is at logic-high voltage levels.				
			Output	Character	istics					
Differential Output Voltage	VOD	250	360	450	mV	See Figure 16 for waveform.				
Delta VOD	ΔVOD	-	-	50	mV	See Figure 16 for waveform.				
Offset Voltage	VOS	1.125	1.25	1.375	V	See Figure 16 for waveform.				
Delta VOS	ΔVOS	-	-	50	mV	See Figure 16 for waveform.				
Rise/Fall Time	Tr, Tf	-	290	330	ps	Measured 20% to 80% using Figure 30 for termination. See Figure 15 for waveform.				
Differential Asymmetry, peak-peak	V_da	-	25	-	mV	See Figure 17 for waveform.				
Differential Skew, peak	V_ds	-	±40	-	ps	See Figure 18 for waveform.				
Overshoot Voltage, peak	V_ov	-	8	-	%	Measured as percent of VOD. See Figure 20 for waveform.				
			Power Sup	ply Noise	mmunity					
		-	15	-	fs/mV	Power supply ripple from 10 kHz to 20 MHz				
Power Supply-Induced Jitter Sensitivity	PSJS	-	3.5	_	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in Figure 8.				
		-	-75	-	dBc	50 mV peak-peak ripple on VDD.				
Power Supply-Induced Phase Noise	PSPN	-	-88	_	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in Figure 8.				




**Table 9. Electrical Characteristics – LVDS** | Supply voltage ("order code"): 1.8 V ±5% ("18"), 1.71 V to 3.63 V ("YY"). All typical specifications are measured at nominal supply of 2.5V and nominal frequency of 156.25 MHz unless otherwise stated. See Figure 8 and Figure 9 for test setups.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
			Currer	nt Consum	ption	
Current Consumption, Output Enabled without Termination	ldd_oe_nt	-	32.5	39	mA	Excluding load termination current.
Current Consumption, Output Enabled with Termination	ldd_oe_wt	-	36	42	mA	Including load termination current. See Figure 30 for termination.
Current Consumption Output Disabled with Termination	ldd_od_wt	-	42	48	mA	Including load termination current. See Figure 30 for termination. Driver output is at logic-high voltage levels.
			Output	Character	istics	
Differential Output Voltage	VOD	250	330	450	mV	See Figure 16 for waveform.
Delta VOD	ΔVOD	-	-	50	mV	See Figure 16 for waveform.
Offset Voltage	VOS	1.125	1.25	1.375	V	See Figure 16 for waveform.
Delta VOS	ΔVOS	-	-	50	mV	See Figure 16 for waveform.
Rise/Fall Time	Tr, Tf	-	290	330	ps	Measured 20% to 80% using Figure 30 for termination. See Figure 15 for waveform.
Differential Asymmetry, peak-peak	V_da	-	25	-	mV	See Figure 17 for waveform.
Differential Skew, peak	V_ds	-	±40	-	ps	See Figure 18 for waveform.
Overshoot Voltage, peak	V_ov	-	8	-	%	Measured as percent of VOD. See Figure 20 for waveform.
			Power Sup	ply Noise	Immunity	
Barren Ormalia la dura de llittar		-	17.5	_	fs/mV	Power supply ripple from 10 kHz to 20 MHz
Power Supply-Induced Jitter Sensitivity	PSJS	-	3.5	-	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in Figure 8.
		-	-73	-	dBc	50 mV peak-peak ripple on VDD.
Power Supply-Induced Phase Noise	PSPN	-	-88	-	dBc	50 mV peak-peak ripple on VDD. Using RC power suppl filter as shown in Figure 8.



**Table 10. Electrical Characteristics – HCSL** | Supply voltage ("order code"): 2.5 V  $\pm$ 10% ("25"), 3.3 V  $\pm$ 10% ("33"),2.25 V to 3.63 V ("XX"), 1.8 V  $\pm$ 5% ("18"), 1.71 V to 3.63 V ("YY"). All typical specifications are measured at nominal supply of2.5V and nominal frequency of 156.25 MHz unless otherwise stated. See Figure 10 and Figure 11 for test setups.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition				
Current Consumption										
Current Consumption, Output Enabled without Termination	ldd_oe_nt	-	32	38	mA	Excluding load termination current.				
Current Consumption, Output Enabled with Termination	ldd_oe_wt	-	46.5	52	mA	Including load termination current. See Figure 31 (a) and Figure 31 (b) for termination.				
Current Consumption, Output Disabled with Termination	ldd_od_wt	I	52.5	59	mA	Including load termination current. See Figure 31 (a) and Figure 31 (b) for termination. Driver output is at logic-high voltage levels.				
	Output Characteristics									
Output High Voltage	VOH	0.60	0.7	0.95	V	See Figure 14 for waveform.				
Output Low Voltage	VOL	-0.1	0	0.1	V	See Figure 14 for waveform.				
Output Differential Voltage Swing	V_Swing	1.1	1.4	1.6	V	See Figure 15 for waveform.				
Rise/Fall Time	Tr, Tf	I	340	370	ps	Measured 20% to 80%. See Figure 15 for waveform.				
Differential Asymmetry, peak-peak	V_da	-	65	I	mV	See Figure 17 for waveform.				
Differential Skew, peak	V_ds	-	±70	I	ps	See Figure 18 for waveform.				
Overshoot Voltage, peak	V_ov	I	0	Ι	%	Measured as percent of V_Swing. See Figure 19 for waveform.				
			Power Sup	ply Noise I	mmunity					
Power Supply-Induced Jitter		-	27	-	fs/mV	Power supply ripple from 10 kHz to 20 MHz				
Sensitivity	PSJS	-	3.5	I	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in Figure 10.				
Power Supply Induced Phase		-	-70	-	dBc	50 mV peak-peak ripple on VDD				
Power Supply-Induced Phase Noise	PSPN	-	-88	-	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in Figure 10.				



Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition				
Current Consumption										
Current Consumption, Output Enabled without Termination	ldd_oe_nt	-	33	38.5	mA	Excluding load termination current.				
Current Consumption, Output Enabled with Termination	ldd_oe_wt	-	33.5	39	mA	Including load termination current. See Figure 32 for termination.				
Current Consumption, Output Disabled with Termination	ldd_od_wt	-	35.5	42	mA	Including load termination current. See Figure 32 for termination. Driver output is at logic-high voltage levels.				
	Output Characteristics									
Output High Voltage	VOH	0.8	0.9	1.15	V	See Figure 14 for waveform.				
Output Low Voltage	VOL	-0.1	0	0.1	V	See Figure 14 for waveform.				
Output Differential Voltage Swing	V_Swing	1.6	1.83	2.0	V	See Figure 15 for waveform.				
Rise/Fall Time	Tr, Tf	-	330	380	ps	Measured 20% to 80%. See Figure 15 for waveform.				
Differential Asymmetry, peak-peak	V_da	-	55	I	mV	See Figure 17 for waveform.				
Differential Skew, peak	V_ds	-	±30	-	ps	See Figure 18 for waveform.				
Overshoot Voltage, peak	V_ov	-	1	-	%	Measured as percent of V_Swing. See Figure 19 for waveform.				
			Power Sup	ply Noise I	mmunity					
Dewer Sumply Induced Litter		-	18	-	fs/mV	Power supply ripple from 10 kHz to 20 MHz				
Power Supply-Induced Jitter Sensitivity	PSJS	-	6.5	-	fs/mV	Power supply ripple from 10 kHz to 20 MHz. Using RC power supply filter as shown in Figure 12.				
Power Supply-Induced Phase		-	-73	I	dBc	50 mV peak-peak ripple on VDD.				
Noise	PSPN	-	-82	_	dBc	50 mV peak-peak ripple on VDD. Using RC power supply filter as shown in Figure 12.				

### Table 12. Absolute Maximum Ratings

Operation outside the absolute maximum ratings may cause permanent damage to the part. Performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Test Conditions	Min.	Max.	Unit
Continuous Power Supply Voltage Range (Vdd)		-0.5	4.0	V
Input Voltage, Maximum	Any input pin	-	Vdd + 0.3	V
Input Voltage, Minimum	Any input pin	-0.3	-	V
Storage Temperature		-65	150	°C
Maximum Junction Temperature		-	135	°C

### Table 13. Thermal Considerations<sup>[4]</sup>

Package	θ <sub>JA</sub> (°C/W)	Ψл (°C/W)	θ <sub>ЈВ</sub> (°С/W)	$θ_{JC,Top}$ (°C/W)
3225, 6-pin	101	4.7	23	86
2520, 6-pin	111	3.7	24	116
2016 6-pin	134	3.4	24	147

Notes: 4.

 $\theta_{JA}$ ,  $\Psi_{JT}$ ,  $\theta_{JB}$  and  $\theta_{JC}$  are provided according to JEDEC standards 51-2A, 51-7, 51-8, and 51-12.01 with a 25C ambient and 250 mW power consumption (typical of 1 GHz f<sub>out</sub>). The conduction thermal resistances  $\theta_{JB}$  and  $\theta_{JC}$  are obtained with the assumption that all heat flows from the junction to a heat sink through either the solder pads ( $\theta_{JB}$ ) or the top of the package ( $\theta_{JC,Top}$ ). These may be used in a two-resistor compact model. The values of  $\theta_{JA}$  and  $\Psi_{JT}$  are strongly application dependent, and we report values based on the JEDEC thermal environment.  $\theta_{JA}$  is the thermal resistance to ambient on a JEDEC PCB - it is a highly conservative estimate, since the JEDEC board does not have vias to PCB planes in the vicinity of the package.  $\Psi_{JT}$  can be used to estimate the junction temperature from measurements of the temperature at the top of the package, if the thermal environment is similar to the JEDEC environment.

### Table 14. Maximum Operating Junction Temperature<sup>[5]</sup>

Max Operating Temperature (ambient)	Maximum Operating Junction Temperature
70°C	85°C
85°C	100°C
95°C	110°C
105°C	120°C

Notes:

5. Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature.

### Table 15. Environmental Compliance

Parameter	Test Conditions	Value	Unit
Mechanical Shock Resistance	MIL-STD-883F, Method 2002	10,000	g
Mechanical Vibration Resistance	MIL-STD-883F, Method 2007	70	g
Soldering Temperature (follow standard Pb free soldering guidelines) <sup>[6]</sup>	MIL-STD-883F, Method 2003	260	°C
Moisture Sensitivity Level	MSL1 @ 260°C		
Electrostatic Discharge (HBM)	HBM, JESD22-A114	2,000	V
Charge-Device Model ESD Protection	JESD220C101	750	V
Latch-up Tolerance	JESD78	Compliant	

Notes:

6. Please refer to SiTime Manufacturing Notes.






# **Pin Description**

### **Table 16. Pin Description**

Pin	Мар	Functionality							
1	OE/NF	Output Enable (OE)	H <sup>[7]</sup> : Specified frequency output L <sup>[8]</sup> : OUT: Logic HIGH,						
1	OL/M	No Function (NF)	Open, 120 k $ \Omega$ internal pull-down resistor to GND						
2	NF	No Function	H or L or Open: No effect on output frequency or other device functions. $^{\left[9\right]}$						
3	GND	Power	Power Supply Ground						
4	OUTP	Output	Oscillator output						
5	OUTN	Output	Complementary oscillator output						
6	VDD	Power	Power supply voltage <sup>[10]</sup>						



# Figure 3. Pin Assignments

Notes:

- OE pin includes a 120 k $\Omega$  internal pull-up resistor to VDD when active high, and a 120 k $\Omega$  internal pull-down resistor to GND when active low. In noisy environments, the OE pin is recommended to include an external 10 k $\Omega$  resistor (Use 10k $\Omega$  pull-up if active high OE; use 10k $\Omega$  pull-down if 7. active low OE) when the pin is not externally driven. Differential Logic high means OUTP=VOH, OUTN=VOL.
- 8.
- Can be left open. SiTime recommends grounding it for better thermal performance. A capacitor of value 0.1  $\mu$ F or higher between VDD and GND pins is required. 9.
- 10.

VLn

# FlexSwing Configurations

A FlexSwing output-driver performs like LVPECL and additionally provides independent control of voltage swing and DC offset voltage levels. This simplifies interfacing with chipsets having non-standard input voltage requirements and can eliminate all external source-bias resistors. FlexSwing supports power supply voltages from 1.71 V to 3.63 V, and the programmable VOH and VOL levels may be referenced to the voltage on either VDD or GND pins.

PRELIMINARY

View         View <th< th=""><th></th><th></th><th>А</th><th>В</th><th>с</th><th>D</th><th>E</th><th>F</th><th>G</th><th>н</th><th>J</th><th>к</th><th>L</th><th>м</th><th>N</th><th>Р</th><th>Q</th><th>R</th><th>S</th><th>т</th><th>U</th><th>v</th><th>w</th><th>x</th></th<>			А	В	с	D	E	F	G	н	J	к	L	м	N	Р	Q	R	S	т	U	v	w	x
V. Swing (V)         IF2         R7         R7 <thr7< th="">         R7         R7</thr7<>		Order Code	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>
N         N			31	.26	21	.16	11	.90	-01	96	.91	- 86	82		72	6	.62	5	52	47	42	37	32	.28
N         N			ld-2	Id-2	ld-2	ld-2	ld-2	Pid-2	ld-2	1-bt	4-1	1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-	1-bt	1-1-1	1-bt	1-bt	ld-1	- P	1d-1	l-b	ld-1	1- 1-	1-bt	ld-1
N         N			Š	Š	Š	Š	Š	Š	Š	Š	Š	Š	Š	Š	Š	Š	Š	Š	Š	Š	Š	Š	Š	Ň
N         N											AJ	AK	AL	AM	AN			AR		AT	AU	AV	AW	AX
B         V         I		_									1.94			1.69	1.61	1.52	1.44			1.18				
V         I		в																						
V         V										1.94														
Vert         Image		c							1.04	1.00														
N         N									1.94	1.86														
Image: Property of the stand st		D						1.94	1.86	1.77														
k         k		_						2151	2.00	2.07														
F         G         I		E					1.94	1.86	1.77	1.69	1.61		1.44		1.27					0.85		0.68		
V         I											FJ	FK	FL	FM	FN	FP	FQ	FR	FS	FT	FU	FV	FW	
K         K         I		r				1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.676	0.59	0.51	0.42
N         N         N         N         N         N         N         N         N         N         N         P         N         N         N         P         N         N         N         P         N         N         N         P         N         N         P         N         N         P         N         N         P         N         N         N         P         N         N         N         N         P         N         N         N         N         P         N         N         N         N         P         N		G																						
N         I					1.94	1.86	1.77	1.69														0.51	0.42	0.34
J         N         V		н																						
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$				1.94	1.86	1.77	1.69						-								0.51	0.42	0.34	0.25
K         V         v         K		1	1 0/	1 96	1 77	1 69	1 61														0.42	0.24	0.25	
N         NG         NG </td <td></td> <td>2</td> <td>1.54</td> <td>1.00</td> <td>1.77</td> <td>1.05</td> <td></td> <td>0.31</td> <td>0.42</td> <td>0.34</td> <td>0.23</td> <td></td>		2	1.54	1.00	1.77	1.05														0.31	0.42	0.34	0.23	
N         NG         NG </td <td></td> <td>κ jõ</td> <td>1.86</td> <td>1.77</td> <td>1.69</td> <td>1.61</td> <td></td> <td>0.42</td> <td>0.34</td> <td>0.25</td> <td></td> <td></td>		κ jõ	1.86	1.77	1.69	1.61														0.42	0.34	0.25		
N         NG         NG </td <td>101-</td> <td>. Swi</td> <td></td> <td></td> <td></td> <td>LD</td> <td>LE</td> <td>LF</td> <td>LG</td> <td>LH</td> <td>U</td> <td>LK</td> <td>LL.</td> <td>LM</td> <td>LN</td> <td>LP</td> <td>LQ</td> <td>LR</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	101-	. Swi				LD	LE	LF	LG	LH	U	LK	LL.	LM	LN	LP	LQ	LR						
N         NG         NG </td <td>VIII</td> <td></td> <td>1.77</td> <td>1.69</td> <td>1.61</td> <td>1.52</td> <td>1.44</td> <td>1.35</td> <td>1.27</td> <td>1.18</td> <td>1.10</td> <td>1.01</td> <td>0.93</td> <td>0.85</td> <td>0.76</td> <td>0.68</td> <td>0.59</td> <td>0.51</td> <td>0.42</td> <td>0.34</td> <td>0.25</td> <td></td> <td></td> <td></td>	VIII		1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25			
N         NG         NG </td <td></td> <td>M S</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>мн</td> <td></td>		M S								мн														
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		>	1.69														0.51	0.42	0.34	0.25				
PA         PB         PC         PD         PE         PF         PG         PH         PJ         PK         PL         PM         PN         PA         PA<		N																						
P         1.52         1.44         1.35         1.27         1.18         1.10         1.01         0.93         0.85         0.76         0.68         0.59         0.51         0.42         0.34         0.25         Image: train of train																0.51	0.42	0.34	0.25					
Q       QA       QB       QC       QD       QE       QF       QG       QH       QJ       QK       QL       QM       QL		P														0.42	0.24	0.25						
Q         1.44         1.35         1.27         1.18         1.10         1.01         0.93         0.85         0.76         0.68         0.59         0.51         0.42         0.34         0.25           R         RA         RB         RC         RD         RE         RF         RG         RH         RU         RK         RL         N         N         RK         RL         N         N         N         RK         RL         N         N         N         N         RK         RL         N <td></td> <td>H</td> <td></td> <td>0.51</td> <td>-0.42</td> <td>-0.34</td> <td>0.25</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>		H													0.51	-0.42	-0.34	0.25						
RA       RB       RC       RD       RE       RF       RG       RH       RJ       RK       RL       N       N       RL       N       N       N       RL       N       N       N       RL       N       N       RL       N       N       N       RL       N       N       RL       N       N       RL       N       N       N       RL       N       N       N       RL       N		Q													0.42	0.34	0.25							
N       1.35       1.27       1.18       1.00       1.01       0.93       0.85       0.76       0.68       0.59       0.51       0.42       0.34       0.25       1.8V±5%       Not Supported         S       SA       SB       SC       SD       SE       SF       SG       SH       SJ       SK       SG																			Suppl	Voltag	e Ava	ilable C	olors	1
SA       SB       SC       SD       SE       SF       SG       SH       SJ       SK       Image: SK       SK       Image: SK       SK       Image: SK <th< td=""><td></td><td><u> </u></td><td></td><td>1.27</td><td>1.18</td><td>1.10</td><td></td><td>0.93</td><td>0.85</td><td>0.76</td><td>0.68</td><td>0.59</td><td>0.51</td><td>0.42</td><td>0.34</td><td>0.25</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>		<u> </u>		1.27	1.18	1.10		0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25								
Image: Note of the system of the sy		s																						i i
T         TA         TB         TC         TD         TE         TF         TG         TH         TJ           1.18         1.10         1.01         0.33         0.85         0.76         0.68         0.59         0.11         0.42         0.34         0.25         3.3V±10%         Blue         Red           U         UA         UB         UC         UD         UE         UF         UG         0.42         0.34         0.25         2.25V to 3.63V         Blue           V         1.10         1.01         0.93         0.85         0.76         0.68         0.59         0.51         0.42         0.34         0.25         Note 11         Gray           V         VA         VB         VC         VD         VE         VF         VG         0.42         0.34         0.25         0.61         0.61         0.62         0.61         0.61         0.62         0.61         0.62         0.62         0.61         0.62         0.61         0.62         0.61         0.62         0.61         0.62         0.61         0.62         0.61         0.62         0.61         0.62         0.61         0.61         0.61         0.61         0.61		-										0.51	0.42	0.34	0.25								,	
V         VA         VB         VC         VD         VE         VF         VG         VA         VB         VC         VD         VE         VF         VG         V         V         VF         VG         V         VF         VG         V         VF         VG         V         V         VF         VG         V <t< td=""><td></td><td>т</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0.42</td><td></td><td>0.05</td><td></td><td></td><td></td><td></td><td></td><td></td><td>Blu</td><td>_</td><td>Red</td><td></td></t<>		т										0.42		0.05							Blu	_	Red	
U         1.01         0.03         0.85         0.76         0.68         0.59         0.11         Orac           V         V         VB         VC         VD         VE         VF         VG         VG         VD         VE         VF         VG         VG         VG         VD         VE         VF         VG         VG         VG         VD         VE         VF         VG		H									0.51	0.42	0.34	0.25										
V         VA         VB         VC         VD         VE         VF         VG         0.42         0.34         0.42		U									0.42	0 34	0.25											1
V         1.01         0.93         0.85         0.76         0.68         0.59         0.51         0.42         0.34         0.25           W         WA         WB         WC         WD         WF         V         V		$\vdash$	_							0.51	-0.4Z	-0.34	0.23											
WA WB WC WD WE WF CONTRACTOR		v								0.42	0.34	0.25												
			-										,											
		w	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25													

Table 17. FlexSwing 2-digit Order Codes specifying VHn and VLn referenced to voltage on VDD pin

Note:

11. Please contact SiTime.

The above table identifies supported combinations of nominal VOH (i.e. VHn) and nominal VOL (i.e. VLn) in colored boxes. The two-character code in each box corresponds to the VHn and VLn codes specified in the  $2^{nd}$  column and  $2^{nd}$  row in the table, respectively. The number in each box indicates the nominal differential swing (i.e. VHn – VLn).

For example, order code "FS" selects VHn code "F" (i.e. Vdd-1.144 V) and VLn code "S" (i.e. Vdd-1.530 V) corresponding to a V\_Swing of 0.845 V peak-peak, which may be used for supply voltages of 2.5 V  $\pm$ 10%, 3.3 V  $\pm$ 10% or (2.25 V to 3.63 V). Alternatively, an order code of "GS" corresponds to a VHn code "G" (i.e. Vdd-1.193 V) and a VLn order code "S" (e.g. Vdd-1.530 V) corresponding to a V\_Swing of 0.760 V peak-peak, which may be used for a supply voltage of 3.3 V  $\pm$ 10%.



# Table 18. FlexSwing 2-digit Order Codes specifying VHn and VLn referenced to voltage on GND pin


			c	D	E	F	G	н	L	к	L	м	N	Р	Q	R	s	т	U	v	w	x	Y
		Code							-														
v_:	win	g (V)	0.45V	0.49V	0.54V	0.59V	0.64V	V69.0	0.74V	V97.0	0.84V	V68.0	0.94V	V66.0	1.03V	1.08V	1.16V	1.23V	1.3V	1.38V	1.45V	1.53V	1.6V
	A																			AV 1.94	AW 1.86	AX 1.69	AY 1.61
				Supp	ly Volta	ge		Availa	ble Col	ors	-									BV	BW	BX	BY
	В				, 8V±5%	-	Drange			een										1.86	1.77	1.61	1.52
	с			1.71\	/ to 3.6	3V		G	ireen										CU	CV	CW	CX	CY
				2.5	V±10%	0	Drange	Gree	n B	lue	Purple							DT	1.94 DU	1.77 DV	1.69 DW	1.52 DX	1.44 DY
	D				8V±10%		Gre		В	lue	Red							1.94	1.86	1.69	1.61	1.44	1.35
	Е				/ to 3.6	3V	Gre			Blue	9							ET	EU	EV	EW	EX	EY
				IN	lote 12				Gray		_						FS	1.86 FT	1.77 FU	1.61 FV	1.52 FW	1.35 FX	1.27 FY
	F																1.94	1.77	1.69	1.52	1.44	1.27	1.18
	G																GS	GT	GU	GV	GW	GX	GY
	_															1.94	1.86	1.69	1.61	1.44	1.35	1.18	1.10
	н														1.94	1.86	HS 1.77	НТ 1.61	HU 1.52	HV 1.35	HW 1.27	НХ 1.10	HY 1.01
	J														2.001	2.000	JS	JT	JU	JV	JW	XL	JY
	,													1.94	1.86	1.77	1.69	1.52	1.44	1.27	1.18	1.01	0.93
	к												1.94	1.86	1.77	1.69	КS 1.61	КТ 1.44	КU 1.35	КV 1.18	КW 1.10	КХ 0.93	КҮ 0.85
													1.94	1.00	1.77	1.09	LS	1.44 LT	1.55 LU	LV	LW	0.95 LX	LY
	L											1.94	1.86	1.77	1.69	1.61	1.52	1.35	1.27	1.10	1.01	0.85	0.76
	м											4.00	4 77	4.60		MR	MS	MT	MU	MV	MW	MX	MY
		~									1.94	1.86	1.77	1.69	1.61 NQ	1.52 NR	1.44 NS	1.27 NT	1.18 NU	1.01 NV	0.93 NW	0.76 NX	0.68 NY
	Ν	/gu								1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.18	1.10	0.93	0.85	0.68	0.59
VHn	Р	VLn + V_Swing /												PP	PQ	PR	PS	PT	PU	PV	PW	PX	PY
		>							1.94	1.86	1.77	1.69	1.61 QN	1.52 QP	1.44 QQ	1.35 QR	1.27 QS	1.10 QT	1.01 QU	0.85 QV	0.76 QW	0.59 QX	0.51
	Q	L,						1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.01	0.93	0.76	0.68	0.51	0.42
	R						1					RM	RN	RP	RQ	RR	RS	RT	RU	RV	RW		
							1.94	1.86	1.77	1.69	1.61 SL	1.52 SM	1.44 SN	1.35 SP	1.27	1.18 SR	1.10	0.93	0.85 SU	0.68 SV	0.59 SW	0.42	0.34
	s					1.94	1.86	1.77	1.69	1.61	5∟ 1.52	1.44	1.35	3P 1.27	SQ 1.18	эк 1.10	SS 1.01	ST 0.85	0.76	0.59	0.51	0.34	0.25
	т									тк	TL	тм	TN	ТР	TQ	TR	TS	TT	TU	τv			
	<u> </u>				1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.76	0.68	0.51	0.42	0.25	
	U			1.94	1.86	1.77	1.69	1.61	UJ 1.52	UK 1.44	UL 1.35	UM 1.27	UN 1.18	UP 1.10	UQ 1.01	UR 0.93	US 0.85	UT 0.68	UU 0.59	0.42	0.34		
	v	1						VH	VJ	VK	VL	VM	VN	VP	VQ	VR	VS	VT	VU				
	Ľ	-	1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.59	0.51	0.34	0.25		
	w		1.86	1.77	1.69	1.61	WG 1.52	WH 1.44	WJ 1.35	WК 1.27	WL 1.18	WM 1.10	WN 1.01	WP 0.93	WQ 0.85	WR 0.76	WS 0.68	WT 0.51	0.42	0.25			
	x	1				XF	XG	ХН	XJ	ХК	XL	XM	XN	XP	XQ	XR	XS						
	Ļ	-	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.42	0.34				
	Y		1.69	1.61	YE 1.52	YF 1.44	YG 1.35	YH 1.27	YJ 1.18	ҮК 1.10	YL 1.01	YM 0.93	YN 0.85	ҮР 0.76	YQ 0.68	YR 0.59	YS 0.51	0.34	0.25				
	-		1.05	ZD	ZE	ZF	ZG	ZH	ZJ	ZK	ZL	ZM	ZN	ZP	ZQ	ZR	0.51	0.34	- 0.12.5				
	z		1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.25					
	1		1C 1.52	1D 1.44	1E 1.35	1F 1.27	1G 1.18	1H 1.10	1J 1.01	1K 0.93	1L 0.85	1M 0.76	1N 0.68	1P 0.59	1Q 0.51	0.42	0.34						
	-		1.52 2C	1.44 2D	1.35 2E	1.27 2F	1.18 2G	2H	2J	0.93 2K	0.85 2L	2M	0.68 2N	0.59 2P	0.51	0.42	0.54						
	2		1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25						
	3		3C	3D	3E	3F	3G	3H	3J	3K	3L	3M	3N			0.05							
L			1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25	I						

Note: 12. Please contact SiTime.

# **Test Circuit Diagrams**

A 1.5 pF capacitive load is used at each differential output. Because of the additive input capacitance of the active probe used with the oscilloscope, the output characteristics for all signal types are measured with a total of 2 pF capacitive load.

### **Test Setups for LVPECL Measurements**



# Figure 4. Test setup to measure LVPECL Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) without filter added<sup>[13]</sup>




Figure 5. Test setup to measure LVPECL Waveform Characteristics, Current Consumption (with Termination 2)<sup>[14]</sup>, Output Enable/Disable Time, and Startup Time

#### Notes:

- 13. See Figure 6 for the test setup to measure LVPECL Power Supply-Induced Phase Noise (PSPN) with filter added.
- 14. See Figure 7 for the test setup to measure LVPECL Current Consumption with Termination 1 or without Termination.

ime

# **Test Circuit Diagrams** (continued)

### Test Setups for FlexSwing Measurements<sup>[15]</sup>




Figure 6. Test setup to measure FlexSwing Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) with and without filter added<sup>[16]</sup>




Figure 7. Test setup to measure FlexSwing Waveform Characteristics, Current Consumption<sup>[17]</sup>, Output Enable/Disable Time, and Startup Time

### Note:

- The same test circuits are used for FlexSwing referenced to VDD and FlexSwing referenced to GND.
   Test setup is also used to measure LVPECL Power Supply-Induced Phase Noise (PSPN) with filter added.
- 17. Test setup is also used to measure LVPECL Current Consumption with Termination 1 or without Termination.

# Test Circuit Diagrams (continued)

### **Test Setups for LVDS Measurements**




Figure 8. Test setup to measure LVDS Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) with and without filter added




Figure 9. Test setup to measure LVDS Waveform Characteristics, Current Consumption, Output Enable/Disable Time, and Startup Time

# Test Circuit Diagrams (continued)

### **Test Setups for HCSL Measurements**




Figure 10. Test setup to measure HCSL Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) with and without filter added




Figure 11. Test setup to measure HCSL Waveform Characteristics, Current Consumption, Output Enable/Disable Time, and Startup Time

# Test Circuit Diagrams (continued)

### **Test Setups for Low-Power HCSL Measurements**




Figure 12. Test setup to measure Low-Power HCSL Phase Noise, Period Jitter, Cycle-to-Cycle Jitter, and Power Supply-Induced Phase Noise (PSPN) with and without filter added




Figure 13. Test setup to measure Low-Power HCSL Waveform Characteristics, Current Consumption, Output Enable/Disable Time, and Startup Time

PRELIMINARY



# **Waveform Diagrams**




Figure 14. LVPECL, HCSL, Low-Power HCSL, and FlexSwing Voltage Levels per Differential Pin




Figure 15. LVPECL, LVDS, HCSL, Low-Power HCSL, and FlexSwing Voltage Levels Across Differential Pair




Figure 16. LVDS Voltage Levels per Differential Pin

me

# Waveform Diagrams (continued)





Figure 17. Differential Asymmetry (V\_da)



 $V_ds = Average of V_dsr and V_dsf$ 

Figure 18. Differential Skew (V\_ds) is measured as the Time between the Average Voltage Level and Crossing Voltage




Figure 19. Overshoot Voltage (V\_ov) for LVPECL, FlexSwing, HCSL, Low-power HCSL






Figure 21. OE Pin Enable Timing (T\_oe)



### Figure 20. Overshoot Voltage (V\_ov) for LVDS Output





### LVPECL and FlexSwing Termination


The SiT9375 FlexSwing output drivers support low power without sacrificing signal integrity via simple terminations as shown in Figure 24 and Figure 26, compared to traditional LVPECL drivers. The FlexSwing and LVPECL outputs are


voltage-mode drivers. Use the table and figures below to select a termination circuit for the desired supply voltage. The table also provides LVPECL current consumption (I load) into the load termination.


PRELIMINARY

### Table 19. Termination Options for LVPECL and FlexSwing Signaling


**Termination Options** Supply Voltage Signaling Order Codes Figure 23 Figure 24 Figure 27 Figure 28 Figure 25 Figure 26 OK to use OK to use OK to use LVPECL Do Not Use I\_load = 40 mA OK to use Do Not Use I load = I\_load = referenced to Vdd with 100 Ω near-"25", "33", "XX" 28 mA 28 mA end bias resistor FlexSwing OK to use<sup>19</sup> OK to use OK to use Do Not Use referenced to Vdd OK to use (See Figure 24 for "25", "33", "XX", OK to use18 frequency ranges Do Not Use OK to use Do Not Use Do Not Use FlexSwing ΥY and voltage referenced to Gnd swings) "18' Do Not Use OK to use Do Not Use OK to use









### Figure 25. LVPECL and FlexSwing DC-coupled Load Termination with Thevenin Equivalent Network<sup>[19]</sup>








# Figure 24. Recommended FlexSwing Termination when AC-coupled



### Figure 26. LVPECL and FlexSwing with DC-coupled Parallel Shunt Load Termination





# **Termination Diagrams** (continued)

### LVDS, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V




Figure 29. LVDS AC Termination

Figure 30. LVDS DC Termination at the Load

### HCSL, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V




Figure 31. (a) HCSL Source Termination and (b) HCSL Load Termination

Low-power HCSL, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V





Figure 32. Low-power HCSL Termination

#### Notes:

- Contact SiTime for optimum R<sub>B</sub> values for FlexSwing options.
   Contact SiTime for optimum R1 and R2 values for FlexSwing options.



# Dimensions and Patterns — 2.0 x 1.6 mm x mm




Notes:

20. Top Marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of "Y" will depend on the assembly location of the device.

21. A capacitor of value 0.1 µF or higher between VDD and GND is required. An additional 10 µF capacitor between VDD and GND is required for the best phase jitter performance.




# Dimensions and Patterns — 2.5 x 2.0 mm x mm





# Dimensions and Patterns — 3.2 x 2.5 mm x mm





# Additional Information

### Table 20. Additional Information

Document	Description	Download Link
ECCN #: EAR99	Five character designation used on the commerce Control List (CCL) to identify dual use items for export control purposes.	_
HTS Classification Code: 8542.39.0000	A Harmonized Tariff Schedule (HTS) code developed by the World Customs Organization to classify/define internationally traded goods.	—
Manufacturing Notes	Tape & Reel dimension, reflow profile and other manufacturing related info	https://www.sitime.com/support/resource-library/manufacturing-notes- sitime-products
Termination Techniques	Termination design recommendations	http://www.sitime.com/support/application-notes
Layout Techniques	Layout recommendations	http://www.sitime.com/support/application-notes
Evaluation Boards	SiT6760EB	TBD

# **Revision History**

### Table 21. Revision History

Revision	Release Date	Change Summary
0.5	22-May-2020	Advanced datasheet
0.51	1-Jun-2020	Formatting changes Updated package drawings
0.52	28-Jul-2020	Extended frequency to 644.53125 MHz
0.53	2-Aug-2020	Modified Termination Diagrams section
0.54	23-Sep-2020	Modified LVPECL, FlexSwing, LVDS current consumption specifications Modified phase jitter specification Added FlexSwing order codes Added 250u T&R order code Changed rev table date format
0.55	23-Oct-2020	Trademarks update Updated HCSL and low-power HCSL rise/fall time specs
0.56	15-Dec-2020	Updated current consumption
0.57	5-Jan-2021	Updated FlexSwing Electrical Characteristics tables and description Formatting updates
0.58	23-Mar-2021	Updated option to Contact SiTime for <100 fs rms jitter, Provide Flexswing use case example Updated hyperlinks; Changed date format; Formatting issues
0.59	29-Mar-2021	Updated Table 2. Supported Frequencies with 333.33 MHz
0.6	12-May-2022	Updated FlexSwing tables
0.9	29-Jul-2022	Added Test Diagrams section Updated Electrical Characteristics tables and descriptions
0.91	1-Aug-2022	Preliminary datasheet
0.92	12-Aug-2022	Updated Test Diagrams General wording and formatting updates
0.93	1-Jan-2023	Updated company disclaimer, links, references and icons

### SiTime Corporation, 5451 Patrick Henry Drive, Santa Clara, CA 95054, USA | Phone: +1-408-328-4400 | Fax: +1-408-328-4439

© SiTime Corporation 2020-2023. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

Disclaimer: SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. This product is not suitable or intended to be used in a life support application or component, to operate nuclear facilities, in military or aerospace applications, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

#### CRITICAL USE EXCLUSION POLICY

BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS: USED IN LIFE SUPPORT DEVICES, TO OPERATE NUCLEAR FACILITIES, FOR MILITARY OR AEROSPACE USE, OR IN OTHER MISSION CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

For aerospace and defense applications, SiTime recommends using only Endura™ ruggedized products.

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.