

Sample &

Buv



#### TPS22924B, TPS22924C

SLVSAR3E - APRIL 2011 - REVISED DECEMBER 2015

# TPS22924x 3.6-V, 2-A, 18.3-mΩ On-Resistance Load Switch

Technical

Documents

#### Features 1

- Integrated Single Load Switch
- Input Voltage: 0.75 V to 3.6 V
- **On-Resistance** 
  - R<sub>ON</sub> = 18.3 m $\Omega$  at V<sub>IN</sub> = 3.6 V
  - R<sub>ON</sub> = 19.6 m $\Omega$  at V<sub>IN</sub> = 1.8 V
  - R<sub>ON</sub> = 19.4 m $\Omega$  at V<sub>IN</sub> = 1.2 V
  - R<sub>ON</sub> = 22.7 m $\Omega$  at V<sub>IN</sub> = 0.75 V
- Small CSP-6 package 0.9 mm x 1.4 mm, 0.5-mm Pitch
- 2 A Maximum Continuous Switch Current
- Low Shutdown Current
- Low Threshold Control Input
- Controlled Slew Rate to Avoid Inrush Currents
- Quick Output Discharge Transistor
- ESD Performance Tested Per JESD 22
  - 5000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)

## 2 Applications

- Battery Powered Equipment
- Portable Industrial Equipment
- Portable Medical Equipment
- Portable Media Players
- Point Of Sales Terminal
- **GPS** Devices
- **Digital Cameras**
- Notebooks / Tablet PCs / eReaders
- Smartphones

#### **Simplified Schematic**



NOTE: SMPS = Switched-mode power supply

# 3 Description

Tools &

Software

The TPS22924x is a small, low  $\ensuremath{\mathsf{R}_{\text{ON}}}$  load switch with controlled turn on. The device contains a N-channel MOSFET that can operate over an input voltage range of 0.75 V to 3.6 V. An integrated charge pump biases the NMOS switch to achieve a minimum switch ON resistance. The switch is controlled by an on/off input (ON), which is capable of interfacing directly with low-voltage control signals.

Support &

Community

....

A 1250 Ω on-chip load resistor is added for output quick discharge when the switch is turned off. The rise time of the device is internally controlled to avoid inrush current. The TPS22924B features a rise time of 100  $\mu s$  at  $V_{IN}$  = 3.6 V while the TPS22924C has a rise time of 800  $\mu$ s at V<sub>IN</sub> = 3.6 V.

The TPS22924x is available in an ultra-small spacesaving 6-pin CSP package and is characterized for operation over the free-air temperature range of -40ºC to 85ºC.

#### Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TPS22924B	DSBGA (6)	1.40 mm × 0.90 mm	
TPS22924C	DSBGA (6)	1.40 mm × 0.90 mm	

(1) For all available packages, see the orderable addendum at the end of the datasheet.



# **Table of Contents**

1	Feat	tures	1			
2	Арр	Applications 1				
3	Des	cription	1			
4	Rev	ision History	2			
5	Dev	ice Comparison Table	3			
6	Pin	Configuration and Functions	3			
7	Spe	cifications	4			
	7.1	Absolute Maximum Ratings	4			
	7.2	ESD Ratings	4			
	7.3	Recommended Operating Conditions	4			
	7.4	Thermal Information	4			
	7.5	Electrical Characteristics	5			
	7.6	Switching Characteristics, V <sub>IN</sub> = 3.6 V	5			
	7.7	Switching Characteristics, V <sub>IN</sub> = 0.9 V	5			
	7.8	Typical Characteristics	6			
	7.9	AC Characteristics (TPS22924B)	7			
	7.10	AC Characteristics (TPS22924C) 1	0			
8	Para	ameter Measurement Information 1	3			
9	Deta	ailed Description	4			

	9.1	Overview	14
	9.2	Functional Block Diagram	14
	9.3	Feature Description	14
	9.4	Device Functional Modes	15
10	Арр	lication and Implementation	16
	10.1	Application Information	16
	10.2	Typical Application	16
11	Pow	er Supply Recommendations	18
12	Lay	put	18
	12.1	Layout Guidelines	18
	12.2	Layout Example	18
13	Dev	ice and Documentation Support	19
	13.1	Related Links	19
	13.2	Community Resources	19
	13.3	Trademarks	19
	13.4	Electrostatic Discharge Caution	19
	13.5	Glossary	19
14	Mec	hanical, Packaging, and Orderable	
	Info	mation	19

## **4** Revision History

2

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision D (August 2014) to Revision E	Page
•	Added device TPS22924C	1
•	Deleted <i>Features</i> : $r_{ON}$ = 18.5 m $\Omega$ at $V_{IN}$ = 2.5 V	1
•	Deleted <i>Features</i> : $r_{ON} = 20.3 \text{ m}\Omega$ at $V_{IN} = 1.0 \text{ V}$	1
•	Added text to the <i>Description</i> "while the TPS22924C has a rise time of 800 $\mu$ s at V <sub>IN</sub> = 3.6 V. "	1
•	Added: TPS22924CYZPR and TPS22924CYZPRB information to Device Comparison Table	3
•	Added "Storage temperature" to the Absolute Maximum Ratings (1) table	4
•	Changed Handling Ratings to ESD Ratings	4
•	Added section AC Characteristics (TPS22924C)	10
•	Changed the Application Curve section	17

#### Changes from Revision C (July 2014) to Revision D

•	Added Pin Configuration and Functions section, Overview section, Feature Description section, Power Supply
	Recommendations section 1

# Changes from Revision B (June 2013) to Revision C

Submit Documentation Feedback

•	Added Device Information table.	. 1
•	Added Handling Ratings table	. 4
•	Added Detailed Description section.	14

#### www.ti.com

# Doug

Page

Page



## 5 Device Comparison Table

T <sub>A</sub>	PACKAGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	BACKSIDE COATING <sup>(3)</sup>	RISE TIME AT VIN = 3.3V (TYP.)
–40°C to 85°C	YZ (0.4mm height)	TPS22924BYZR	5N _	No	96µs
-40°C to 85°C	YZP (0.5mm height)	TPS22924BYZPRB	5N _	Yes	96µs
-40°C to 85°C	YZZ (0.35mm height)	TPS22924BYZZR	7A _	No	96µs
-40°C to 85°C	YZP (0.5mm height)	TPS22924CYZPR	5L _	No	800µs
–40°C to 85°C	YZP (0.4mm height)	TPS22924CYZPRB	5L_	Yes	800µs

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(2) The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the wafer fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).

(3) CSP (DSBGA) devices manufactured with backside coating have an increased resistance to cracking due to the increased physical strength of the package. Devices with backside coating are highly encouraged for new designs.

## 6 Pin Configuration and Functions



#### Table 1. Pin Assignments (YZ/YZP/YZZ Package)

С	GND	ON
В	VOUT	VIN
А	VOUT	VIN
	1	2

#### **Pin Functions**

NO.	NAME	DESCRIPTION	
C1	GND	Ground	
C2	ON	Switch control input, active high. Do not leave floating	
A1, B1	VOUT	Switch output	
A2, B2	VIN	Switch input, bypass this input with a ceramic capacitor to ground	

STRUMENTS

XAS

## 7 Specifications

## 7.1 Absolute Maximum Ratings (1)

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage range	-0.3	4	V
V <sub>OUT</sub>	Output voltage range		V <sub>IN</sub> + 0.3	V
V <sub>ON</sub>	Input voltage range	-0.3	4	V
I <sub>MAX</sub>	Maximum continuous switch current, $T_A = -40^{\circ}C$ to $85^{\circ}C$		2	А
I <sub>PLS</sub>	Maximum pulsed switch current, 100- $\mu$ s pulse, 2% duty cycle, T <sub>A</sub> = -40°C to 85°C		4	А
T <sub>A</sub>	Operating free-air temperature range	-40	85	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±5000		
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins $^{\rm (2)}$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage		0.75	3.6	V
V <sub>OUT</sub>	Output voltage			V <sub>IN</sub>	V
V	Lligh lovel input veltage ON	V <sub>IN</sub> = 2.5 V to 3.6 V	1.2	3.6	V
VIH	High-level input voltage, ON $V_{\rm IN} = 0.75 \text{ V to } 2.5 \text{ V}$		0.9	3.6	v
V <sub>IL</sub>	Law level in the law ON	V <sub>IN</sub> = 2.5 V to 3.6 V		0.6	V
	Low-level input voltage, ON $V_{IN} = 0.75$ V to 2.49 V			0.4	v
CIN	Input capacitance		1 (1)		μF

(1) See the *Input Capacitor* section in Application Information.

### 7.4 Thermal Information

		TPS22924x	
	THERMAL METRIC <sup>(1)</sup>	YZ/YZZ/YZP	UNIT
		6 PINS	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	123	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	17.6	
$R_{\theta JB}$	Junction-to-board thermal resistance	22.8	0C / M
$\Psi_{JT}$	Junction-to-top characterization parameter	5.7	0/14
$\Psi_{JB}$	Junction-to-board characterization parameter	22.6	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



#### 7.5 Electrical Characteristics

V<sub>IN</sub> = 0.75 V to 3.6 V (unless otherwise noted)

PARAMETER		TES	T CONDITIONS	T <sub>A</sub>	MIN TYP	МАХ	UNIT
			V <sub>IN</sub> = 3.6 V		75	160	
			V <sub>IN</sub> = 2.5 V		42	70	
	Ouissesst summent		V <sub>IN</sub> = 1.8 V	<b>E</b>	50	350	
IIN	Quiescent current	$V_{OUT} = 0, V_{IN} = V_{ON}$	V <sub>IN</sub> = 1.2 V	Full	95	200	μΑ
			V <sub>IN</sub> = 1.0 V		65	110	
			V <sub>IN</sub> = 0.75 V		35	70	
I <sub>IN(LEAK)</sub>	OFF-state supply current	$V_{ON} = GND, OUT = 0$	1	Full		3.5	μA
			N 0.0.V	25°C	18.3	19.7	
	ON-state resistance	I <sub>OUT</sub> = -200 mA	$v_{\rm IN} = 3.6 v$	Full		26.0	- mΩ
			V <sub>IN</sub> = 2.5 V	25°C	18.5	19.5	
				Full		25.8	
			V <sub>IN</sub> = 1.8 V	25°C	19.6	21.8	
				Full		27.4	
R <sub>ON</sub>			V <sub>IN</sub> = 1.2 V	25°C	19.4	21.8	
				Full		28.0	
				25°C	20.3	21.2	+
			$V_{IN} = 1.0 V$	Full		28.6	
			N 0.75 N	25°C	22.7	25.3	
			$V_{IN} = 0.75 V$	Full		34.8	
R <sub>PD</sub>	Output pulldown resistance <sup>(2)</sup>	$V_{IN} = 3.3 \text{ V}, V_{ON} = 0, I_{ON}$	<sub>OUT</sub> = 3 mA	25°C	1250	1500	Ω
I <sub>ON</sub>	ON-state input leakage current	V <sub>ON</sub> = 0.9 V to 3.6 V o	r GND	Full		0.1	μA

(1) Typical values are at  $V_{IN} = 3.3$  V and  $T_A = 25^{\circ}C$ . (2) See *Output Pulldown* in the Application and Implementation section.

### 7.6 Switching Characteristics, V<sub>IN</sub> = 3.6 V

 $V_{\text{IN}}$  = 3.6 V,  $T_{\text{A}}$  =  $\underline{25^{\circ}C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TPS22924B (TYP)	TPS22924C (TYP)	UNIT
t <sub>ON</sub>	Turn-ON time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ V_{IN} = 3.6 V$	111	800	μs
t <sub>OFF</sub>	Turn-OFF time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ V_{IN} = 3.6 V$	3	3	μs
t <sub>r</sub>	V <sub>OUT</sub> rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ V_{IN} = 3.6 V$	96	800	μs
t <sub>f</sub>	V <sub>OUT</sub> fall time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ V_{IN} = 3.6 V$	2.5	2.5	μs

## 7.7 Switching Characteristics, $V_{IN} = 0.9 V$

 $V_{\text{IN}}$  = 0.9 V,  $T_{\text{A}}$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TPS22924B (TYP)	TPS22924C (TYP)	UNIT
t <sub>ON</sub>	Turn-ON time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ V_{IN} = 0.9 V$	160	865	μs
t <sub>OFF</sub>	Turn-OFF time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ V_{IN} = 0.9 V$	20	20	μs
t <sub>r</sub>	V <sub>OUT</sub> rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ V_{IN} = 0.9 V$	81	500	μs
t <sub>f</sub>	V <sub>OUT</sub> fall time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ V_{IN} = 0.9 V$	5	5	μs

TPS22924B, TPS22924C SLVSAR3E – APRIL 2011 – REVISED DECEMBER 2015 Texas Instruments

www.ti.com

#### 7.8 Typical Characteristics



Copyright © 2011–2015, Texas Instruments Incorporated



#### 7.9 AC Characteristics (TPS22924B)



TEXAS INSTRUMENTS

www.ti.com

### AC Characteristics (TPS22924B) (continued)



Copyright © 2011–2015, Texas Instruments Incorporated



### AC Characteristics (TPS22924B) (continued)



TEXAS INSTRUMENTS

www.ti.com

## 7.10 AC Characteristics (TPS22924C)



Copyright © 2011–2015, Texas Instruments Incorporated



#### AC Characteristics (TPS22924C) (continued)





## AC Characteristics (TPS22924C) (continued)





## 8 Parameter Measurement Information



## Timing test circuit



(A) Rise and fall times of the control signal is 100ns.

## Figure 42. Test Circuit and t<sub>ON</sub>/t<sub>OFF</sub> Waveforms



#### 9 Detailed Description

#### 9.1 Overview

The TPS22924x is a single channel, 2-A load switch in a small, space-saving CSP-6 package. This device implements a low resistance N-channel MOSFET with a controlled rise time for applications that need to limit the inrush current.

This device is also designed to have very low leakage current during off state. This prevents downstream circuits from pulling high standby current from the supply. Integrated control logic, driver, power supply, and output discharge FET eliminates the need for additional external components, which reduces solution size and bill of materials (BOM) count.

#### 9.2 Functional Block Diagram



#### 9.3 Feature Description

#### 9.3.1 ON/OFF Control

The ON pin controls the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2-V, 1.8-V, 2.5-V or 3.3-V GPIOs.

#### 9.3.2 Output Capacitor

Due to the integral body diode in the NMOS switch, a  $C_{IN}$  greater than  $C_L$  is highly recommended. A  $C_L$  greater than  $C_{IN}$  can cause  $V_{OUT}$  to exceed  $V_{IN}$  when the system supply is removed. This could result in current flow through the body diode from  $V_{OUT}$  to  $V_{IN}$ . A  $C_{IN}$  to  $C_L$  ratio of 10 to 1 is recommended for minimizing  $V_{IN}$  dip caused by inrush currents during startup.

#### 9.3.3 Output Pulldown

The output pulldown is active when the user is turning off the main pass FET. The pulldown discharges the output rail to approximately 10% of the rail, then the output pulldown is automatically disconnected to optimize the shutdown current.

14 Submit Documentation Feedback



### 9.4 Device Functional Modes

ON (CONTROL SIGNAL)	VIN to VOUT	VOUT to GND <sup>(1)</sup>		
L	OFF	ON		
Н	ON	OFF		

(1) See application section *Output Pulldown*.

ISTRUMENTS

www.ti.com

#### **10** Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### **10.1** Application Information

#### 10.1.1 VIN to VOUT Voltage Drop

The VIN to VOUT voltage drop in the device is determined by the  $R_{ON}$  of the device and the load current. The  $R_{ON}$  of the device depends upon the VIN condition of the device. Refer to the  $R_{ON}$  specification of the device in the Electrical Characteristics table of this datasheet. Once the  $R_{ON}$  of the device is determined based upon the VIN conditions, use Equation 1 to calculate the VIN to VOUT voltage drop:

 $\Delta V = I_{LOAD} \times R_{ON}$ 

where

- ΔV = Voltage drop from VIN to VOUT
- I<sub>LOAD</sub> = Load current
- R<sub>ON</sub> = On-resistance of the device for a specific V<sub>IN</sub>
- An appropriate  $I_{LOAD}$  must be chosen such that the  $I_{MAX}$  specification of the device is not violated. (1)

#### 10.1.2 Input Capacitor

To limit the voltage drop on the input supply caused by transient inrush currents, when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between VIN and GND. A 1- $\mu$ F ceramic capacitor, C<sub>IN</sub>, placed close to the pins is usually sufficient. Higher values of C<sub>IN</sub> can be used to further reduce the voltage drop.

#### 10.1.3 Output Capacitor

A C<sub>IN</sub> to C<sub>L</sub> ratio of 10 to 1 is recommended for minimizing V<sub>IN</sub> dip caused by inrush currents during startup.

#### **10.2 Typical Application**



Figure 43. Typical Application

#### 10.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
V <sub>IN</sub>	3.6 V
CL	1 μF
Maximum Acceptable Inrush Current	40 mA



#### 10.2.2 Detailed Design Procedure

#### 10.2.2.1 Managing Inrush Current

When the switch is enabled, the output capacitors must be charged up from 0-V to  $V_{IN}$ . This charge arrives in the form of inrush current. Inrush current can be calculated using the following equation:

Inrush Current =  $C \times \frac{dv}{dt}$ 

where

• C = Output capacitance

dt = Output slew rate

(2)

The TPS22924B offers a very slow controlled rise time for minimizing inrush current. This device can be selected based upon the maximum acceptable slew rate which can be calculated using the design requirements and the inrush current equation. An output capacitance of 1.0  $\mu$ F will be used since the amount of inrush increases with output capacitance:

$$40 \text{ mA} = 1.0 \ \mu\text{F} \times \frac{\text{dv}}{\text{dt}} \tag{3}$$
$$\frac{\text{dv}}{\text{dt}} = 40 \ \text{V/ms} \tag{4}$$

To ensure an inrush current of less than 40 mA, a device with a slew rate less than 40 V/ms must be used.

The TPS22924B has a typical rise time of 96  $\mu$ s at 3.6 V. This results in a slew rate of 37.5 V/ms which meets the above design requirements. For an even lower inrush current requirement, the TPS22924C can be used. The slower rise time of 800  $\mu$ s at 3.6V results in a slew rate of 4.5 V/ms, well below the design requirements.



#### 10.2.3 Application Curve



#### **11 Power Supply Recommendations**

VIA to Power Ground Plane

The device is designed to operate with a VIN range of 0.75 V to 3.6 V. This supply must be well regulated and placed as close to the device terminal as possible with the recommended 1  $\mu$ F bypass capacitor. If the supply is located more than a few inches from the device terminals, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. If additional bulk capacitance is required, an electrolytic, tantalum, or ceramic capacitor of 10  $\mu$ F may be sufficient.

### 12 Layout

#### 12.1 Layout Guidelines

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal and short-circuit operation. Using wide traces for  $V_{IN}$ ,  $V_{OUT}$ , and GND helps minimize the parasitic electrical effects.

#### 12.2 Layout Example



Figure 46. TPS22924x Layout Example



### **13 Device and Documentation Support**

#### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS22924B	Click here	Click here	Click here	Click here	Click here
TPS22924C	Click here	Click here	Click here	Click here	Click here

#### Table 2. Related Links

#### **13.2 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### **13.4 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	( )		_			.,	(6)	.,			
TPS22924BYZPRB	ACTIVE	DSBGA	YZP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	5N	Samples
TPS22924BYZR	ACTIVE	DSBGA	ΥZ	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	5N	Samples
TPS22924BYZT	ACTIVE	DSBGA	ΥZ	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	5N	Samples
TPS22924BYZZR	ACTIVE	DSBGA	YZZ	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	7A	Samples
TPS22924BYZZT	ACTIVE	DSBGA	YZZ	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	7A	Samples
TPS22924CYZPR	ACTIVE	DSBGA	YZP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(5L, 5LG)	Samples
TPS22924CYZPRB	ACTIVE	DSBGA	YZP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	5L	Samples
TPS22924CYZPT	ACTIVE	DSBGA	YZP	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(5LF, 5LG)	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# PACKAGE OPTION ADDENDUM

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22924BYZPRB	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1
TPS22924BYZR	DSBGA	YZ	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1
TPS22924BYZT	DSBGA	YZ	6	250	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1
TPS22924BYZZR	DSBGA	YZZ	6	3000	178.0	9.2	1.02	1.52	0.5	4.0	8.0	Q1
TPS22924BYZZT	DSBGA	YZZ	6	250	178.0	9.2	1.02	1.52	0.5	4.0	8.0	Q1
TPS22924CYZPR	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1
TPS22924CYZPRB	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1
TPS22924CYZPT	DSBGA	YZP	6	250	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1



# PACKAGE MATERIALS INFORMATION

17-Mar-2023



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22924BYZPRB	DSBGA	YZP	6	3000	220.0	220.0	35.0
TPS22924BYZR	DSBGA	YZ	6	3000	220.0	220.0	35.0
TPS22924BYZT	DSBGA	YZ	6	250	220.0	220.0	35.0
TPS22924BYZZR	DSBGA	YZZ	6	3000	220.0	220.0	35.0
TPS22924BYZZT	DSBGA	YZZ	6	250	220.0	220.0	35.0
TPS22924CYZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0
TPS22924CYZPRB	DSBGA	YZP	6	3000	220.0	220.0	35.0
TPS22924CYZPT	DSBGA	YZP	6	250	220.0	220.0	35.0

YZZ (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY



Α.

This drawing is subject to change without notice. NanoFree™ package configuration. В. C.

NanoFree is a trademark of Texas Instruments



# **YZP0006**



# **PACKAGE OUTLINE**

# DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

NanoFree Is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. NanoFree<sup>™</sup> package configuration.



# YZP0006

# **EXAMPLE BOARD LAYOUT**

# DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



# YZP0006

# **EXAMPLE STENCIL DESIGN**

# DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated