# **Power MOSFET** 25 V, 78 A, Single N–Channel, DPAK

### Features

- Low R<sub>DS(on)</sub>
- Optimized Gate Charge
- Pb–Free Packages are Available

### Applications

- Desktop VCORE
- DC–DC Converters
- Low Side Switch

#### **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

				,	
Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	25	V
Gate-to-Source Voltage	9		$V_{GS}$	$\pm 20$	V
Continuous Drain		$T_C = 25^{\circ}C$	I <sub>D</sub>	14.8	А
Current (Note 1)		$T_C = 85^{\circ}C$		11.5	
Power Dissipation (Note 1)		$T_C = 25^{\circ}C$	PD	2.3	W
Continuous Drain		$T_C = 25^{\circ}C$	I <sub>D</sub>	11.4	Α
Current (Note 2)	Steady	T <sub>C</sub> = 85°C		8.8	
Power Dissipation (Note 2)	State	$T_C = 25^{\circ}C$	P <sub>D</sub>	1.4	W
Continuous Drain		$T_C = 25^{\circ}C$	Ι <sub>D</sub>	78	А
Current (R <sub>0JC</sub> )		$T_C = 85^{\circ}C$		56	
Power Dissipation $(R_{\theta JC})$		$T_C = 25^{\circ}C$	PD	64	W
Pulsed Drain Current	t <sub>p</sub> =	= 10 μs	I <sub>DM</sub>	210	А
Current Limited by Pack	age	$T_A = 25^{\circ}C$	I <sub>DmaxPkg</sub>	45	А
Drain to Source dV/dt			dV/dt	8.0	V/ns
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
Source Current (Body D	۱ <sub>S</sub>	78	А		
Single Pulse Drain–to–Source Avalanche Energy (V <sub>DD</sub> = 24 V, V <sub>GS</sub> = 10 V, L = 5.0 mH, I <sub>L</sub> (pk) = 17 A, R <sub>G</sub> = 25 $\Omega$ )			E <sub>AS</sub>	722.5	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 seconds)			ΤL	260	°C

#### THERMAL RESISTANCE

Junction-to-Case (Drain)	$R_{\thetaJC}$	1.95	°C/W
Junction-to-Ambient - Steady State (Note 1)	$R_{\thetaJA}$	65	
Junction-to-Ambient - Steady State (Note 2)	$R_{\thetaJA}$	110	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).


2. Surface-mounted on FR4 board using the minimum recommended pad size.




## **ON Semiconductor®**


### http://onsemi.com


V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX	
25 V	4.6 @ 10 V	78 A	
	6.5 @ 4.5 V	107	





# MARKING DIAGRAMS & PIN ASSIGNMENTS






#### **ORDERING INFORMATION**


See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 V, I_{D}$	<sub>0</sub> = 250 μA	25			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				24		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V,$	$T_J = 25^{\circ}C$		1.5 μΑ	μΑ	
		$V_{DS} = 20 V$	T <sub>J</sub> = 125°C			10	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{C}$	<sub>S</sub> = ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_{I}$	<sub>D</sub> = 250 μA	1.0	1.6	3.0	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-5.0		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V,	I <sub>D</sub> = 78 A		4.6	6.0	mΩ
		V <sub>GS</sub> = 4.5 V,	I <sub>D</sub> = 36 A		6.5	7.8	
Forward Transconductance	gFS	V <sub>DS</sub> = 10 V,	I <sub>D</sub> = 15 A		22		S
CHARGES, CAPACITANCES AND GATE RE	SISTANCE				•		•
Input Capacitance	C <sub>iss</sub>				1920	2250	
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 12 V			960		pF
Reverse Transfer Capacitance	C <sub>rss</sub>				420		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 20 V, I <sub>D</sub> = 20 A			25.5	35	- nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				2.4		
Gate-to-Source Charge	Q <sub>GS</sub>				5.3		
Gate-to-Drain Charge	Q <sub>GD</sub>				18.2		
SWITCHING CHARACTERISTICS (Note 4)	1				•		
Turn–On Delay Time	t <sub>d(on)</sub>				11		- ns
Rise Time	tr	V <sub>GS</sub> = 4.5 V, V	/ne = 20 V.		68		
Turn–Off Delay Time	t <sub>d(off)</sub>	$I_{\rm D} = 20 \text{ A, R}$			23		
Fall Time	t <sub>f</sub>	-			42		
DRAIN-SOURCE DIODE CHARACTERISTIC	s				•		
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.83	1.0	V
		$I_{\rm S} = 20  {\rm A}$	T <sub>J</sub> = 125°C		0.7		
Reverse Recovery Time	t <sub>RR</sub>		1		39		
Charge Time	ta	$V_{GS} = 0 V_{c} ds/c$	t = 100 A/us		17.8		ns
Discharge Time	tb	$V_{GS}$ = 0 V, dls/d <sub>t</sub> = 100 A/µs, I <sub>S</sub> = 20 A			21		1
Reverse Recovery Time	Q <sub>RR</sub>				33		nC
PACKAGE PARASITIC VALUES	•				•		•
Source Inductance	L <sub>S</sub>				2.49		
Drain Inductance	L <sub>D</sub>	– Ta = 25C			0.02		nH
Gate Inductance	L <sub>G</sub>				3.46		1
Gate Resistance	R <sub>G</sub>	1			1.0		Ω

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.








Figure 13. Diode Reverse Recovery Waveform





Figure 14. Thermal Response – Various Duty Cycles

#### **ORDERING INFORMATION**

Order Number	Package	Shipping <sup>†</sup>
NTD78N03	DPAK	75 Units/Rail
NTD78N03G DPAK (Pb-Free)		75 Units/Rail
NTD78N03T4	DPAK	
NTD78N03T4G	DPAK (Pb-Free)	2500 Tape & Reel
TD78N03–1 DPAK Straight Lead		
NTD78N03-1G	DPAK Straight Lead (Pb-Free)	75 Units/Rail
NTD78N03-35	DPAK-3 Straight Lead (3.5 ± 0.15 mm)	
NTD78N03-35G	DPAK-3 Straight Lead (3.5 $\pm$ 0.15 mm) (Pb-Free)	75 Units/Rail

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ON



DOCUMENT NUMBER:	98AON10528D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION: IPAK (DPAK INSERTION MOUNT) PAGE 1 OF 1						
ON Semiconductor reserves the right the suitability of its products for any pa	ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the					

WW

= Work Week


© Semiconductor Components Industries, LLC, 2019

rights of others.

1

L3

L4



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## DATE 03 JUN 2010


1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

**ON Semiconductor** 

- 2. CONTROLLING DIMENSION: INCHES. 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-
- THERMAL FAD CONTOR OF FIGURE WITHIN DEMONSIONS b3, L3 and Z.
  DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL
- NOT EXCEED 0.006 INCHES PER SIDE 5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
Е	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108 REF		2.74 REF	
L2	0.020 BSC		0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Ζ	0.155		3.93	

## **MARKING DIAGRAM\***



= Device Code = Assembly Location L = Wafer Lot Y = Year = Work Week WW G = Pb-Free Package


\*This information is generic. Please refer to device data sheet for actual part marking.

DOCUMENT NUMBER:	98AON13126D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION: DPAK (SINGLE GAUGE) PAGE 1 OF					
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconduct does not convey any license under its patent rights nor the					

rights of others.







may or may not be present.

DOCUMENT NUMBER:	98AON23319D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION: 3.5 MM IPAK, STRAIGHT LEAD PAGE 1 OF 1					
ON Semiconductor and I are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.					

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales