


Datasheet - production data

## N-channel 600 V, 0.78 Ω typ., 6 A MDmesh<sup>™</sup> DM2 Power MOSFET in a DPAK package

TAB 2 3 1 DPAK

Figure 1: Internal schematic diagram



### **Features**

Order code	VDS RDS(on) max.		ID	Ртот
STD7N60DM2	600 V	0.90 Ω	6 A	60 W

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

### **Applications**

• Switching applications

### Description

This high voltage N-channel Power MOSFET is part of the MDmesh<sup>TM</sup> DM2 fast recovery diode series. It offers very low recovery charge ( $Q_{rr}$ ) and time ( $t_{rr}$ ) combined with low  $R_{DS(on)}$ , rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

#### Table 1: Device summary

Order code	Marking	Package	Packing
STD7N60DM2	7N60DM2	DPAK	Tape and reel

DocID030755 Rev 1

This is information on a product in full production.

### Contents

## Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	DPAK (TO-252) type A package information	9
	4.2	DPAK (TO-252) packing information	12
5	Revisio	n history	14



## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	±25	V
	Drain current (continuous) at T <sub>case</sub> = 25 °C		А
lo	Drain current (continuous) at T <sub>case</sub> = 100 °C	3.8	A
IDM <sup>(1)</sup>	Drain current (pulsed)	24	А
Ртот	Total dissipation at T <sub>case</sub> = 25 °C	60	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	50	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/115
T <sub>stg</sub>	Storage temperature range	-55 to 150	°C
Tj	Operating junction temperature range	-55 10 150	C

#### Notes:

 $^{\left( 1\right) }$  Pulse width is limited by safe operating area.

 $^{(2)}$  I\_SD  $\leq 6$  A, di/dt=900 A/µs; V\_DS peak < V\_{(BR)DSS}, V\_{DD} = 480 V.

 $^{(3)}$  V<sub>DS</sub>  $\leq$  480 V.

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
Rthj-case	Thermal resistance junction-case	2.08	0000
Rthj-pcb <sup>(1)</sup>	Thermal resistance junction-pcb		°C/W

#### Notes:

 $^{(1)}$  When mounted on a 1-inch² FR-4, 2 Oz copper board.

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
lar <sup>(1)</sup>	Avalanche current, repetitive or not repetitive	1.5	А
E <sub>AS</sub> <sup>(2)</sup>	Single pulse avalanche energy	160	mJ

#### Notes:

 $^{\left( 1\right) }$  Pulse width limited by  $T_{jmax}.$ 

 $^{(2)}$  Starting  $T_j$  = 25 °C,  $I_D$  =  $I_{AR},\,V_{DD}$  = 50 V.



## 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 V, I_D = 1 mA$	600			v
		$V_{GS} = 0 V, V_{DS} = 600 V$			1	
IDSS	IDSS Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 600 V,$ $T_{case} = 125 °C (1)$			100	μA
lgss	Gate-body leakage current	$V_{DS} = 0 V$ , $V_{GS} = \pm 25 V$			±5	μA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	3.25	4	4.75	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	$V_{\text{GS}}=10~\text{V},~I_{\text{D}}=3~\text{A}$		0.78	0.90	Ω

#### Notes:

<sup>(1)</sup>Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	324	-	
Coss	Output capacitance	$V_{DS} = 100 V, f = 1 MHz,$	-	18	-	рF
C <sub>rss</sub>	Reverse transfer capacitance	V <sub>GS</sub> = 0 V	-	2	-	P
C <sub>oss</sub> eq. <sup>(1)</sup>	Equivalent output capacitance	$V_{\text{DS}}=0 \text{ to } 480 \text{ V},  V_{\text{GS}}=0 \text{ V}$	-	25	-	рF
Rg	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	6	-	Ω
Qg	Total gate charge	$V_{DD} = 480 V, I_D = 6 A,$	-	7.5	-	
Qgs	Gate-source charge	V <sub>GS</sub> = 0 to 10 V (see Figure 15: "Test circuit for	-	2.2	-	nC
Q <sub>gd</sub>	Gate-drain charge	gate charge behavior")	-	3.2	-	


#### Table 6: Dynamic

#### Notes:

 $^{(1)}$  Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDS increases from 0 to 80% VDSS.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
td(on)	Turn-on delay time	$V_{DD} = 300 \text{ V}, \text{ I}_{D} = 3 \text{ A}$	-	10	-			
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 14: "Test circuit for	-	6	-			
td(off)	Turn-off delay time	resistive load switching times"	-	12.6	-	ns		
t <sub>f</sub>	Fall time	and Figure 19: "Switching time waveform")	-	22.6	-			

#### Table 7: Switching times





#### Electrical characteristics


_	Table 8: Source-drain diode								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
Isd	Source-drain current		-		6	А			
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		24	А			
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$V_{GS} = 0 V$ , $I_{SD} = 6 A$	-		1.6	V			
trr	Reverse recovery time	$I_{SD} = 6 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	69		ns			
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V (see <i>Figure 16: "Test circuit</i>	-	164		nC			
I <sub>RRM</sub>	Reverse recovery current	for inductive load switching and diode recovery times")	-	4.8		А			
trr	Reverse recovery time	$I_{SD} = 6 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	144		ns			
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C (see <i>Figure 16: "Test circuit</i>	-	492		nC			
IRRM	Reverse recovery current	for inductive load switching and diode recovery times")	-	6.8		A			


#### Notes:


 $^{\left( 1\right) }$  Pulse width is limited by safe operating area.

 $^{(2)}$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.











DocID030755 Rev 1




57

#### **Electrical characteristics**










DocID030755 Rev 1

## 3 Test circuits









### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

### 4.1 DPAK (TO-252) type A package information




Figure 20: DPAK (TO-252) type A package outline




#### Package information

#### STD7N60DM2


nformation			STD7N60DM2	
	Table 9: DPAK (TO-252	2) type A mechanical dat	ta	
Dim.	mm			
Dini.	Min.	Тур.	Max.	
A	2.20		2.40	
A1	0.90		1.10	
A2	0.03		0.23	
b	0.64		0.90	
b4	5.20		5.40	
с	0.45		0.60	
c2	0.48		0.60	
D	6.00		6.20	
D1	4.95	5.10	5.25	
E	6.40		6.60	
E1	4.60	4.70	4.80	
е	2.16	2.28	2.40	
e1	4.40		4.60	
н	9.35		10.10	
L	1.00		1.50	
(L1)	2.60	2.80	3.00	
L2	0.65	0.80	0.95	
L4	0.60		1.00	
R		0.20		
V2	0°		8°	




Package information














Table 10: DPAK (TO-252) tape and reel mechanical data						
	Таре			Reel		
Dim	n	nm	Dim.	r	nm	
Dim.	Min.	Max.		Min.	Max.	
A0	6.8	7	А		330	
B0	10.4	10.6	В	1.5		
B1		12.1	С	12.8	13.2	
D	1.5	1.6	D	20.2		
D1	1.5		G	16.4	18.4	
E	1.65	1.85	Ν	50		
F	7.4	7.6	Т		22.4	
K0	2.55	2.75				
P0	3.9	4.1	Bas	se qty.	2500	
P1	7.9	8.1	Bul	k qty.	2500	
P2	1.9	2.1				
R	40					
Т	0.25	0.35				
W	15.7	16.3				





#### **Revision history** 5

Table 11: Document revision history

Date	Revision	Changes
20-Jun-2017	1	First release.



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

