

Sample &

Buy





SN74LV4052A-Q1

SCLS469F-MARCH 2003-REVISED DECEMBER 2014

SN74LV4052A-Q1 Dual 4-Channel Analog Multiplexers and Demultiplexers

Technical

Documents

Features 1

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: -40°C to +125°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level 2
 - Device CDM ESD Classification Level C4B
- Supports Mixed-Mode Voltage Operation on All Ports
- Fast Switching
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Extremely Low Input Current

2 Applications

- Automotive:
 - Signal Gating
 - Chopping
 - Modulation or Demodulation (Modem) _
 - Signal Multiplexing for Analog-to-Digital and Digital-to-Analog Conversion Systems

3 Description

Tools &

Software

These dual 4-channel CMOS analog multiplexers and demultiplexers are designed for 2-V to 5.5-V V_{CC} operation.

Support &

Community

20


The SN7LV4052A-Q1 devices handle both analog and digital signals. Each channel permits signals with amplitudes up to 5.5 V (peak).

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

Device Information ^(*)					
PART NUMBER	BODY SIZE (NOM)				
SN74LV4052A-Q1	TSSOP (16)	5.00 mm × 4.40 mm			
	SOIC (16)	9.90 mm × 3.91 mm			

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Logic Diagram (Positive Logic)



Device Information $^{(1)}$

TEXAS INSTRUMENTS

www.ti.com

Page

Table of Contents

1	Feat	ures 1
2	Арр	lications1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Operating Characteristics 5
	6.6	Electrical Characteristics 5
	6.7	Switching Characteristics V _{CC} = 3.3 V \pm 0.3 V 5
	6.8	Switching Characteristics $V_{CC} = 5 V \pm 0.5 V$
	6.9	Analog Switch Characteristics 6
7	Para	ameter Measurement Information7
8	Deta	ailed Description 11

	8.1	Overview	11
	8.2	Functional Block Diagram	11
	8.3	Feature Description	11
	8.4	Device Functional Modes	11
9	App	lication and Implementation	12
	9.1	Application Information	12
	9.2	Typical Application	12
10	Pow	ver Supply Recommendations	13
11	Lay	out	13
	11.1	Layout Guidelines	13
	11.2	Layout Example	13
12	Dev	ice and Documentation Support	14
	12.1	Trademarks	14
	12.2	Electrostatic Discharge Caution	14
	12.3	Glossary	14
13		hanical, Packaging, and Orderable mation	14

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (November 2012) to Revision F

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section						
Cł	hanges from Revision D (June 2011) to Revision E	Page					
Cł	hanges from Revision D (June 2011) to Revision E Deleted θ _{JA} row from Absolute Maximum Ratings table						
Cł •	. ,	4					



5 Pin Configuration and Functions

D OR PW PACKAGE (TOP VIEW)						
2Y0 [2Y2] 2-COM [2Y3] 2Y1] INH [GND]	3	16 15 14 13 12 11 10 9	þ	V _{cc} 1Y2 1Y1 1-COM 1Y0 1Y3 A B		

Pin Functions

PIN		I/O ⁽¹⁾	DECODIDITION	
NO.	NAME	1/0 (*)	DESCRIPTION	
1	2Y0	⁽¹⁾	Input to mux 2	
2	2Y2	I ⁽¹⁾	Input to mux 2	
3	2-COM	O ⁽¹⁾	Output of mux 2	
4	2Y3	⁽¹⁾	Input to mux 2	
5	2Y1	(1)	Input to mux 2	
6	INH	I	Enables the outputs of the device. Logic low level with turn the outputs on, high level will turn them off.	
7	GND	-	Ground	
8	GND	-	Ground	
9	В	I	Selector line for outputs (see Device Functional Modes for specific information)	
10	А	I	Selector line for outputs (see Device Functional Modes for specific information)	
11	1Y3	I ⁽¹⁾	Input to mux 1	
12	1Y0	I ⁽¹⁾	Input to mux 1	
13	1-COM	O ⁽¹⁾	Output of mux 1	
14	1Y1	(1)	Input to mux 1	
15	1Y2	(1)	Input to mux 1	
16	Vcc	I	Device power input	

(1) These I/O descriptions represent the device when used as a multiplexer, when this device is operated as a demultiplexer pins 1Y0, 1Y1, 1Y2, 1Y3, 2Y0, 2Y1, 2Y2, 2Y3 may be considered outputs (O) and pins 1-COM and 2-COM may be considered inputs (I).

SN74LV4052A-Q1

SCLS469F-MARCH 2003-REVISED DECEMBER 2014



www.ti.com

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	МАХ	UNIT			
V_{CC}	Supply voltage range		-0.5	7				
VI	Input voltage range ⁽²⁾		-0.5	7	V			
V_{IO}	Switch I/O voltage range ⁽²⁾	3)	-0.5	V _{CC} + 0.5				
I _{IK}	Input clamp current	V ₁ < 0	-20					
I _{IOK}	I/O diode current	V _{IO} < 0	-50		4			
Ι _Τ	Switch through current	$V_{IO} = 0$ to V_{CC}		±25	mA			
	Continuous current through	V _{CC} or GND		±50				
T _{stg}	Storage temperature range		-65	150	°C			

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) The maximum limit for this value is 5.5 V.

6.2 ESD Ratings

				VALUE	UNIT
	Human body model (HBM), per AEC Q100-002 ⁽¹⁾		±2000		
V _(ESD) Electrostatic discharge	Charged device model (CDM), per AEC Q100-011	Corner pins (2Y0, GND, $V_{CC},$ and B)	±750	V	
		AEC Q100-011	Other pins	±500	

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions⁽¹⁾

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage		2 ⁽²⁾		5.5	V
	High-level input voltage,	V _{CC} = 2 V	1.5			
v		V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7			V
VIH	control inputs	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7			v
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7			
		V _{CC} = 2 V			0.5	
V.	Low-level input voltage,	V _{CC} = 2.3 V to 2.7 V			$V_{CC} \times 0.3$	v
VIL	control inputs	V _{CC} = 3 V to 3.6 V			$V_{CC} \times 0.3$	v
V_{IH} V_{IL} V_{IO} $\Delta t/\Delta$ V		V _{CC} = 4.5 V to 5.5 V			$V_{CC} \times 0.3$	
VI	Control input voltage		0		5.5	V
V _{IO}	Input/output voltage		0		V _{CC}	V
		V _{CC} = 2.3 V to 2.7 V			200	
	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V			100	ns/V
v		V _{CC} = 4.5 V to 5.5 V			$ \begin{array}{c c} 5.5 \\ \hline 0.5 \\ \hline 0.5 \\ \hline V_{CC} \times 0.3 \\ \hline V_{CC} \times 0.3 \\ \hline 0.5 \\ \hline 0.$	
T _A	Operating free-air temperature	SN74LV4052ATDRQ1, SN74LV4052ATPWRQ1	-40		105	°C
T _A	Operating free-air temperature	SN74LV4052AQPWRQ1	-40		125	

Hold all unused inputs of the device at V_{CC} or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

(2) With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. TI recommends transmitting only digital signals at these low supply voltages.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

6.4 Thermal Information

		SN74LV	SN74LV4052A-Q1		
	THERMAL METRIC	D	PW	UNIT	
		16 PINS	16 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	85.9	113.3	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	44.6	48.1	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	43.4	58.4	°C/W	
Ψ_{JT}	Junction-to-top characterization parameter	13.4	6.2	°C/W	
Ψ_{JB}	Junction-to-board characterization parameter	43.1	57.8	°C/W	

6.5 Operating Characteristics

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	$C_{L} = 50 \text{ pF}, \text{ f} = 10 \text{ MHz}$	11.8	pF

6.6 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED		V	T _A = -4	10 to 105	°C	T _A =	-40 to 12	5°C	
	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT
		I _T = 2 mA,	2.3 V			225			225	
r _{on}	On-state switch r _{on} resistance	$V_I = V_{CC}$ or GND, $V_{INH} = V_{IL}$	3 V			190			190	UNIT Ω Ω μΑ μΑ
		(see Figure 1)	4.5 V			100			100	
		I _T = 2 mA,	2.3 V			600			600	
r _{on(}	Peak on-state resistance	$V_{I} = V_{CC}$ or GND,	3 V			225			225	Ω Ω Ω μΑ
p)	loolotarioo	$V_{INH} = V_{IL}$	4.5 V			125			125	
	Difference in on-state	I _T = 2 mA,	2.3 V			40			40	25 Ω 25 Ω 40 30 Ω 20 ±2 μΑ
∆r _o	resistance between	$V_I = V_{CC}$ or GND,	3 V			30			30	
n	switch	$V_{INH} = V_{IL}$	4.5 V			20			20	
I _I	Control input current	$V_{I} = 5.5 V \text{ or GND}$	0 V to 5.5 V			±1			±2	μA
I _{S(of} f)	Off-state switch leakage current		5.5 V			±1			±2	μΑ
I _{S(o} n)	On-state switch leakage current		5.5 V			±1			±2	μA
I _{CC}	Supply current	$V_I = V_{CC}$ or GND	5.5 V			20			40	μA

6.7 Switching Characteristics V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted)

DA	DAMETED	FROM	то	TEST	T _A = -	40 to 105	i°C	T _A = -	40 to 125	0°C	UNIT
PARAMETER		(INPUT)	(OUTPUT	CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT
t _{PLH} t _{PHL}	Propagation delay time	COM or Y	Y or COM	C _L = 50 pF (see Figure 4)			12			14	ns
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Y	C _L = 50 pF (see Figure 5)			25			25	ns
t _{PHZ} t _{PLZ}	Disable delay time	INH	COM or Y	C _L = 50 pF (see Figure 5)			25			25	ns

Copyright © 2003–2014, Texas Instruments Incorporated

SN74LV4052A-Q1

SCLS469F-MARCH 2003-REVISED DECEMBER 2014

EXAS ISTRUMENTS

www.ti.com

6.8 Switching Characteristics $V_{cc} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted)

DA	DAMETED	FROM	то	TEST	T _A =	-40 to 105	°C	T _A = -	-40 to 125	°C	UNIT
PARAMETER		(INPUT)	(OUTPUT	CONDITIONS	MIN	TYP	МАХ	MIN	TYP	МАХ	UNIT
t _{PLH} t _{PHL}	Propagation delay time	COM or Y	Y or COM	C _L = 50 pF (see Figure 4)			8			10	ns
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Y	C _L = 50 pF (see Figure 5)			18			18	ns
t _{PHZ} t _{PLZ}	Disable delay time	INH	COM or Y	C _L = 50 pF (see Figure 5)			18			18	ns

6.9 Analog Switch Characteristics


over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	FROM	то	TEST CONF		v	T _A	= 25°C			
PARAMETER	(INPUT)	(OUTPUT)	TEST CONE	DITIONS	V _{cc}	MIN	TYP		UNIT	
			C _L = 50 pF,		2.3 V		30		MHz dB mV	
Frequency response (switch on)	COM or Y	Y or COM	$R_L = 600 \Omega,$ f _{in} = 1 MHz (sine wa	(1)	3 V		35			
			(see Figure 6)		4.5 V		50			
Crosstalk			C _L = 50 pF,		2.3 V		-45			
(between any	COM or Y	Y or COM	$R_L = 600 \Omega$, $f_{in} = 1 MHz$ (sine wa	ave)	3 V		-45		dB	
switches))			(seeFigure 7)		4.5 V		-45			
Crosstalk			C _L = 50 pF,		2.3 V		20			
(control input to signal	INH	COM or Y	$R_L = 600 \Omega,$ $f_{in} = 1 MHz$ (square	wave)	3 V		35		mV	
output)			(see Figure 8)	wave)	4.5 V		65	MAX MI		
Feedthrough			C _L = 50 pF,		2.3 V		-45			
attenuation	COM or Y	Y or COM	$R_{L}^{L} = 600 \Omega,$ $f_{in} = 1 MHz^{(2)}$		3 V		-45		dB	
(switch off)			(see Figure 9)		4.5 V		-45		dB	
			C _L = 50 pF,	V _I = 2 Vp-p	2.3 V		0.1%		mV	
Sine-wave distortion	COM or Y	Y or COM	$R_L = 10 \text{ k}\Omega,$ $f_{in} = 1 \text{ kHz}$ (sine	V _I = 2.5 Vp-p	3 V		0.1%			
			wave) (see Figure 10)	V _I = 4 Vp-p	4.5 V		0.1%			


Adjust f_{in} voltage to obtain 0-dBm output. Increase fin frequency until dB meter reads -3 dB.
 Adjust f_{in} voltage to obtain 0-dBm input.



7 Parameter Measurement Information









Condition 1: $V_I = 0$, $V_O = V_{CC}$ Condition 2: $V_I = V_{CC}$, $V_O = 0$















INSTRUMENTS

EXAS

www.ti.com

















Figure 7. Crosstalk Between Any Two Switches




Figure 8. Crosstalk Between Control Input and Switch Output




Figure 9. Feedthrough Attenuation (Switch Off)

TEXAS INSTRUMENTS

www.ti.com

Parameter Measurement Information (continued)




Figure 10. Sine-Wave Distortion




8 Detailed Description

8.1 Overview

This device is a dual 4-channel analog multiplexer. A multiplexer is often used when several signals need to share the same device or resource. This device allows the selection of one of these signals at a time for analysis or propagation.

8.2 Functional Block Diagram



8.3 Feature Description

This device contains 2 separate 4-channel multiplexers for use in a variety of applications. The 4-channel multiplexers can also be configured as demultiplexers by using the COM pins as inputs and the 1Yx or 2Yx pins as outputs. This device is qualified for automotive applications and has an extended temperature range of -40C to 125C (maximum depends on package type).

8.4 Device Functional Modes

Table 1.	Function	Table
----------	----------	-------

	INPUTS	ON	
INH	В	Α	CHANNEL
L	L	L	1Y0, 2Y0
L	L	Н	1Y1, 2Y1
L	Н	L	1Y2, 2Y2
L	Н	Н	1Y3, 2Y3
Н	Х	Х	None

SN74LV4052A-Q1

SCLS469F-MARCH 2003-REVISED DECEMBER 2014



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

A multiplexer is used in applications where multiple signals share a resource. In the example below, several different sensors are connected to the analog-to-digital converter (ADC) of a microcontroller (MCU).

9.2 Typical Application




Figure 11. Typical Application Schematic

9.2.1 Design Requirements

Normally processing 8 different analog signals would require 8 separate ADCs, but this figure shows how to achieve this using only 2 ADCs and 3 GPIOs (general purpose input/outputs).

9.2.2 Detailed Design Procedure

To design with the SN74LV4052A-Q1, a stable input voltage between 2V (see *Recommended Operating Conditions*⁽¹⁾ for details) and 5.5 V must be available. Another important design consideration would be the characteristics of the signal that is being multiplexed to make sure no important information is lost due to timing or voltage level incompatibility with this device.

Hold all unused inputs of the device at V_{CC} or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



10 Power Supply Recommendations


Most systems have a common 3.3 V or 5 V rail that may be used to supply the V_{CC} pin of this device. If this is not available, a Switch-Mode-Power-Supply (SMPS) or a Linear Dropout Regulator (LDO) may be used to supply this device from a higher voltage rail.

11 Layout

11.1 Layout Guidelines

In general, it is best to keep signal lines as short and as straight as possible. Incorporation of microstrip or stripline techniques is also recommended when signal lines are greater than 1 inch in length. These traces must be designed with a characteristic impedance of either 50 Ω or 75 Ω ,as required by the application. Be careful placing this device too close to high voltage switching components, as they may cause interference.

11.2 Layout Example



SCLS469F-MARCH 2003-REVISED DECEMBER 2014



www.ti.com

12 Device and Documentation Support

12.1 Trademarks

All trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
CLV4052ATPWRG4Q1	LIFEBUY	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	L4052AQ	
SN74LV4052AQPWRQ1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	4052AQ1	Samples
SN74LV4052ATDRQ1	LIFEBUY	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	L4052AQ	
SN74LV4052ATPWRQ1	LIFEBUY	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	L4052AQ	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV4052A-Q1 :

• Catalog : SN74LV4052A

Enhanced Product : SN74LV4052A-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLV4052ATPWRG4Q1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4052AQPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4052ATPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLV4052ATPWRG4Q1	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74LV4052AQPWRQ1	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV4052ATPWRQ1	TSSOP	PW	16	2000	356.0	356.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated