Power MOSFET

40 V, 6.9 m Ω , 44 A, Dual N-Channel Logic Level, Dual SO-8FL

Features

- Small Footprint (5x6 mm) for Compact Designs
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- NVMFD5852NLWF Wettable Flanks Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- This is a Pb–Free Device

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit	
Drain-to-Source Voltage		V _{DSS}	40	V		
Gate-to-Source Voltage	Э		V_{GS}	±20	V	
Continuous Drain Cur-		$T_{mb} = 25^{\circ}C$	I _D	44	Α	
rent R $_{\Psi J-mb}$ (Notes 1, 2, 3, 4)	Steady State	T _{mb} = 100°C		31		
Power Dissipation		T _{mb} = 25°C	P_{D}	27	W	
$R_{\Psi J-mb}$ (Notes 1, 2, 3)		T _{mb} = 100°C		13		
Continuous Drain Cur-		$T_A = 25^{\circ}C$	I _D	15	Α	
rent R _{θJA} (Notes 1, 3 & 4)	Steady State	T _A = 100°C		10.6		
Power Dissipation		T _A = 25°C	P_{D}	3.2	W	
R _{θJA} (Notes 1 & 3)		T _A = 100°C		1.6		
Pulsed Drain Current	$T_A = 25$	°C, t _p = 10 μs	I _{DM}	329	Α	
Operating Junction and Storage Temperature			T _J , T _{stg}	-55 to 175	°C	
Source Current (Body Diode)			I _S	40	Α	
Single Pulse Drain–to–Source Avalanche Energy (T _J = 25°C, V _{GS} = 10 V, $I_{L(pk)}$ = 40 A, L = 0.1 mH, R_G = 25 Ω)			E _{AS}	80	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		T_L	260	°C		

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Mounting Board (top) - Steady State (Notes 2, 3)	$R_{\Psi J-mb}$	5.6	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta,JA}$	47	

- 1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Psi (Ψ) is used as required per JESD51-12 for packages in which substantially less than 100% of the heat flows to single case surface.
- 3. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- 4. Maximum current for pulses as long as 1 second are higher but are dependent on pulse duration and duty cycle.




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
40 V	6.9 mΩ @ 10 V	44 A
40 V	12.0 mΩ @ 4.5 V	447


Dual N-Channel





MARKING DIAGRAM

(SO8FL) CASE 506BT



5852NL = Specific Device Code for NVMFD5852NL

5852LW = Specific Device Code for NVMFD5852NLWF

= Assembly Location = Year W = Work Week ZZ = Lot Traceability

ORDERING INFORMATION

Device	Package	Shipping [†]
NVMFD5852NLT1G	DFN8 (Pb-Free)	1500 / Tape & Reel
NVMFD5852NLWFT1G	DFN8 (Pb-Free)	1500 / Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•		L		•	•	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D =	: 250 μA	40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	00 1 7 B 144			37.3		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			1.0	μΑ
		$V_{DS} = 40 \text{ V}$	T _J = 125°C			100	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS}$	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = V_{DS}$	= 250 μΑ	1.4		2.4	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				6.3		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D	= 20 A		5.3	6.9	mΩ
		$V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$			8.7	12	1
Forward Transconductance	9 _{FS}	$V_{DS} = 5 \text{ V}, I_{D}$	= 5 A		24		S
CHARGES AND CAPACITANCES							
Input Capacitance	C _{iss}				1800		pF
Output Capacitance	C _{oss}	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MH}$	Iz, V _{DS} = 25 V		240		<u> </u>
Reverse Transfer Capacitance	C _{rss}		-		180		
Total Gate Charge	Q _{G(TOT)}				20		nC
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 32 \text{ V},$ $I_{D} = 20 \text{ A}$ $V_{GS} = 10 \text{ V}, V_{DS} = 32 \text{ V}, I_{D} = 20 \text{ A}$			1.5		
Gate-to-Source Charge	Q_{GS}				5.5		
Gate-to-Drain Charge	Q_{GD}				10.9		1
Total Gate Charge	Q _{G(TOT)}				36		nC
SWITCHING CHARACTERISTICS (No	ote 6)						
Turn-On Delay Time	t _{d(on)}				12		ns
Rise Time	t _r	$V_{GS} = 4.5 \text{ V}, V_{D}$	s = 32 V,		52		1
Turn-Off Delay Time	t _{d(off)}	$V_{GS} = 4.5 \text{ V}, V_{D}$ $I_{D} = 20 \text{ A}, R_{G}$	= 2.5 Ω		21		
Fall Time	t _f				13		1
Turn-On Delay Time	t _{d(on)}	$V_{GS} = 10 \text{ V}, V_{DS} = 32 \text{ V},$ $I_{D} = 20 \text{ A}, R_{G} = 2.5 \Omega$			12		ns
Rise Time	t _r				8.0		1
Turn-Off Delay Time	t _{d(off)}				27		
Fall Time	t _f				5.0		1
DRAIN-SOURCE DIODE CHARACTE	RISTICS						
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V,	T _J = 25°C		0.84	1.1	V
-		$I_S = 20 \text{ A}$	T _J = 125°C		0.69		1
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } d_{1S}/d_t = 100 \text{ A/}\mu\text{s,}$ $I_S = 20 \text{ A}$			22.3		ns
Charge Time	t _a				12.8		1
Discharge Time	t _b				9.4		1
Reverse Recovery Charge	Q _{RR}				15.2		nC

^{5.} Pulse Test: pulse width = 300 μs, duty cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.


TYPICAL CHARACTERISTICS



150 $V_{DS} \ge 10 \text{ V}$ 125 ID, DRAIN CURRENT (A) 100 75 50 T_J = 25°C 25 $T_{J} = 125^{\circ}$ $T_J = -55^{\circ}C$ 0 2.0 2.5 3.0 3.5 4.0 4.5 5.0 V_{GS}, GATE-TO-SOURCE VOLTAGE (V)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. V_{GS}

Figure 4. On–Resistance vs. Drain Current and Gate Voltage







Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS



t, TIME (ns)




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

TYPICAL CHARACTERISTICS





Figure 12. Thermal Response





*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

*	This information is generic. Please refer to
	device data sheet for actual part marking.
	Pb-Free indicator, "G" or microdot "■", may
	or may not be present. Some products may
	not follow the Generic Marking.

= Work Week

= Lot Traceability

= Year

Υ

W

77

DOCUMENT NUMBER:

= Assembly Location

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

DESCRIPTION: DFN8 5X6, 1.27P DUAL FLAG (SO8FL-DUAL)

98AON50417E

PAGE 1 OF 1

DIMENSION: MILLIMETERS

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales