ALED1642GW

16 channel LED driver with error detection, current gain control and 12/16-bit PWM brightness control for automotive applications

Datasheet - **production data**

Features

- AECQ100 qualification
- 16 constant current output channels
- Output current: from 3 mA to 40 mA
- Current programmable through external resistor
- 7-bit global current gain adjustment in two ranges
- 12/16-bit PWM grayscale brightness control
- Programmable output turn-on/off time
- Error detection mode (both open and shorted-LED)
- Programmable shorted-LED detection thresholds
- Auto power saving/auto-wakeup
- Selectable SDO synchronization on the CLK falling edge
- Gradual output delay (selectable)
- Supply voltage: 3 V to 5.5 V
- Thermal shutdown and overtemperature alert
- Up to 30 MHz 4-wires interface
- 20 V current generator rated voltage

Applications

- Full color/monochrome displays
- Dashboard (backlighting led indicators)
- Automotive Interior lighting

November 2015 **DociD025718** Rev 4 **1/39**

This is information on a product in full production.

output stage, sixteen regulated current sources

Description

provide from 3 mA to 40 mA constant current to drive the LEDs. The current is programmed through an external resistor and can be adjusted by a 7-bit current gain register in two subranges. The brightness can be adjusted separately for each channel through 12/16-bit grayscale control.

The ALED1642GW is a monolithic, low voltage, low current power 16-bit shift register designed for

guarantees 20 V output driving capability allowing the user to connect several LEDs in series. In the

LED panel displays. The ALED1642GW

Programmable turn-on and turn-off time (four different values available) improves the low noise generation performance of the system.

Open/short error detection mode is available in the ALED1642GW. The auto power-shutdown and auto power-on features (selectable) allow the device to save power without external intervention.

Thermal management includes an overtemperature data alert and output thermal shutdown (170 °C). The high clock frequency is up to 30 MHz and it makes the device suitable for high data rate transmission. A selectable gradual output delay reduces the inrush current, whereas the selectable SDO synchronization feature works when the device is used in daisy-chain configuration. The supply voltage range is between 3 V and 5.5 V.

Contents

List of tables

List of figures

1 Pin description

2 Absolute maximum ratings

Stressing the device above the ratings listed in the [Table 2](#page-6-1) may cause the device permanent damage. Operating under conditions above those indicated in the operating section is not implied. Exposure to absolute maximum rating conditions for extended periods may affect the device reliability.

Symbol	Parameter	Value	Unit
V _{DD}	Supply voltage	0 to 7	
V _{OUT}	Output voltage	-0.5 to 20	
POUT	Output current	50	mA
V _i	Input voltage	-0.4 to V_{DD} +0.4	
^I GND	GND terminal current	1400	mA
Electrostatic discharge protection ESD HBM human body model		±2	kV

Table 2. Absolute maximum ratings

3 Thermal characteristics

Table 3. Thermal characteristics

1. This data must be considered in adequate power dissipation conditions, the junction temperature must be maintained below 150 °C.

2. The exposed pad should be soldered directly to the PCB to get the thermal benefits. The exposed pad can be attached to a metal land electrically isolated or connected to ground.

4 Electrical characteristics

 V_{DD} = 3.3 V, T_j = - 40 to 125 °C, unless otherwise specified.

Table 4. Electrical characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit		
$\mathsf{T}_{\mathsf{flg}}$	Thermal flag			150				
'sd	Thermal shutdown ⁽⁵⁾			170		°C		
ⁱ sd-hy	Thermal shutdown hysteresis ⁽⁵⁾			15	20			

Table 4. Electrical characteristics (continued)

1. Tested with just one output loaded.

2. (Ioutn - Ioutavg1-15)/ Ioutavg1-15) x 100.

3.

$$
\Delta(\% / V) = \frac{\text{(Iouth @ Voutn = 3.0V)} - \text{(Ioutn @ Voutn = 1.0V)}}{\text{(Ioutn @ Voutn = 1.0V)}} \times \frac{100}{3-1}
$$

4.

$$
\Delta(\% / V) = \frac{(\text{Ioutn} \ @ \ Vdd = 5.5 \text{V}) - (\text{Ioutn} \ @ \ Vdd = 3.0 \text{V})}{(\text{Ioutn} \ @ \ Vdd = 3.0 \text{V})} \times \frac{100}{5.5 - 3}
$$

5. Not tested, guaranteed by design.

Figure 2. Typical chip-to-chip accuracy

Figure 3. Typical application schematic

5 Switching characteristics

 V_{DD} = 3.3 V, T_j = 25 °C, unless otherwise specified.

Table 5. Switching characteristics(1)(2)

Symbol	Parameter	Conditions				Unit
^L shutdown	Auto power shutdown time (auto OFF)	From LE falling edge to R_{FXT} voltage reference at -10%		100		ns
L wakeup	Auto-wakeup	From LE falling edge to R_{FXT} voltage reference at 90%	-		$\overline{}$	μs

Table 5. Switching characteristics(1)(2)

1. All table limits are guaranteed by design.

2. Not tested in production.

3. CFG -11= 0 and CFG -12 = 0 (output tr = 30 ns; output tf = 20 ns); CFG-14=1 (no output gradual delay).

4. If devices are connected in cascade and tclkr or tclkf is large, it may be critical to achieve the timing required for data transfer between two cascaded devices.

Table 6. Programmable TON/TOFF (output rise and fall time)

Figure 4. Timing for clock, serial in, serial out, latch enable and outputs

The correct sampling of the data depends on the stability of the data at SDI on the rising edge of the clock signal and it is assured by a proper data setup and hold time $(t_{\text{SU(D)}})$ and $t_{h(D)}$, as shown in [Figure 4](#page-13-0). The same figure shows the propagation delay from CLK to SDO $(t_{\text{PLH}}/t_{\text{PHL}})$. [Figure 4](#page-13-0) describes also the minimum duration of CLK, LE pulses $(t_{\text{W}(CLK)})$ and $\mathfrak{t}_{\mathsf{W}(\mathsf{L})}$ respectively and the propagation delay from LE to OUT_n (t_{PLHLE} and t_{PHLLE}) in the hypothesis that all channels have already been enabled by PWM counter.

6 Simplified internal block diagram

Figure 5. ALED1642GW simplified block diagram

6.1 Equivalent circuits of inputs and outputs

LE and PWCLK input terminals have pull-down and pull-up connection respectively. CLK and SDI must be connected to the external circuit to fix the logic level.

Figure 6. Input and output equivalent circuits

7 Digital blocks

The data input arrives through the serial Interface at each CLK rising edge. The LE signal is used to latch the loaded data and also to address data loading to the appropriate register, thermal flag reading and error detection. The access to the different registers or functions of the device (configuration register, brightness register or current gain, error detection, etc.) is achieved by using different digital keys, defined as a number of CLK pulses during which the LE signal is asserted. The available digital keys are listed in [Table 7](#page-16-1) and [Figure 7](#page-17-0). A typical channel data input is shown in [Figure 8](#page-17-1).

Figure 8. Channel data and write switch

8 Configuration register

The configuration register is used to enable or disable some device features, to program some parameters and to change other settings. The access to this register (read or write) is managed to find a description for each bit as described in [Table 8](#page-18-1). The default value of the configuration register (when the device is switched on or after a reset) is "0" for all bits. To change anything in the configuration register, a 16-bit digital word must be sent (CFG - 0 represents LSB, CFG -15 the MSB).

Bit	Definition	R/W	Description	Default
$CFG-14$	Gradual output delay	R/W	"0" a progressive delay is applied to output (10 ns per channel) "1" no delay is applied to output	0
$CFG-15$	12/16 PWM counter	R/W	"0" to select 16-bit brightness register (65536 grayscale rightness steps). "1" to select 12-bit brightness register (4096 grayscale brightness steps)	0

Table 8. Configuration register (continued)

8.1 Gain control (from CFG 0 to 5) and current ranges (CFG- 6)

The LED current can be programmed using an external resistor connected to GND from R_{EXT} pin and can be fixed using the dedicated bits of the configuration register (from CFG -0 to CFG - 5 bits define the gain, while CFG - 6 bit defines the current range within the which the gain can be adjusted). The device can regulate the current up to 36 mA and down to 0.5 mA. The accuracy of the LED current depends on the selected range and it is guaranteed in the ranges indicated in the static electrical characteristics only (see [Table 3](#page-7-2) and [9](#page-20-0)). When the device is switched on, the selected current range and the resistor connected to the R_{FXT} pin fix the default LED current:

$$
I_{OL_default} = \frac{V_{REF}}{R_{EXT}} \cdot K
$$

Where $V_{RFF}=1.23$ V is the voltage of the R_{EXT} pin and K is the mirroring current ratio, whose value depends on the selected current range:

- $K = 28$ with low current range selected (CFG $6 = "0")$
- $K = 80$ with high current range selected (CFG $6 = "1"$)

The relation between the programmed current and the current gain settings is the following:

$$
I_{_{OL}} = (I_{_{OL_default}} + G \cdot \Delta I_{_{step}})
$$

where G is the current gain value (decimal value) defined by the dedicated bits of the current gain register. The current gain is managed by 6-bits of the configuration register (CFG - 0 to CFG - 5, CFG - 0 is LSB and CFG - 5 is MSB) and can be adjusted within two ranges (selectable through the bit CFG - 6) over 64 steps. The width of each step depends on the default current ($I_{ol-default}$) as well as the selected R_{EXT} . Finally, each step is as follows:

20/39 DocID025718 Rev 4

$$
\Delta I_{step} = \frac{I_{OL_default}}{21}
$$

The [Table 9](#page-20-0) shows an example of the current setting with an external resistance (R_{EXT}) = 11 KΩ:

1. The indicated values may be slightly different on the current device.

The [Table 10](#page-20-1) shows an example of current setting and gain control with $R_{\text{EXT}} = 11 \text{ k}\Omega$, see also [Figure 9](#page-21-1).

	EAI				
	CFG-6	CFG(0 to 5)	LED current (1) [mA]		
	0	000000	3.131		
Low range	0	000001	3.280		
	\cdots	\cdots	\cdots		
	$\mathbf 0$	111111	12.524		
	1	000000	8.945		
High range	1	000001	9.371		
	\cdots	\cdots	\cdots		
		111111	35.782		

Table 10. Gain steps for the current range selected by R_{EXT} = 11 kΩ

1. The indicated values may be slightly different on the current device.

The external programming resistance must be connected as close as possible to the related device pins (R_{EXT} and GND) to reduce as minimum as possible the routing length and prevent reference noise injection and electromagnetic interferences. Moreover, a direct connection to the device GND pin reduces the possible output current variation when the total device ground current changes (load effect).

Figure 9. Channel current vs. gain register value

8.2 Error detection mode (CFG-7)

Stopping the normal activity of the display and turning on all driver channels allows the error detection to be performed and failed LED or display defects to be checked.

The error detection is active when the CFG -7 bit of the configuration register is "0". The diagnostics is performed as shown in *[Figure 10](#page-22-0)*:

- The LED has to be selected turning on the relative channel on the switch register (powering on or off the output channels); the brightness register value for this channel cannot be zero.
- The normal error detection has to be selected in the configuration register (CFG- $7=$ "0"). The appropriate digital key to choose the type of detection (open, short or combined) must be sent (see [Table 7](#page-16-1)).
- After the error detection starts, the channel under testing has to be turned on at least 1 µs (the LED is at the nominal current). Please note that, the output power-on depends on PWCLK signal and in several applications this signal is not synchronized with the serial interface clock (CLK pin). Therefore, to be sure that, between the detection start and the detection end, the output power-on is 1 µs and moreover, that last power-on, in the interval, starts at least 0.5 μ s before the detection end pattern (see *[Figure 11](#page-22-1)*), it is suggested that the error detection should be performed just after the device startup (brightness counter reset) with all channels ON, before applying PWCLK signal..
- The result of the detection ("0" indicates a fault condition) is shifted out from SDO in 16 clock pulses after the "detection end command" is provided, first output bit represents channel 15 (error data can be read in a way similar to configuration register data reading as shown on [Figure 12](#page-23-0), [13](#page-23-1), [14](#page-23-2) and [15](#page-23-3)).

Figure 10. Error detection action sequence

Figure 11. Error detection power-on timing

8.3 Error detection conditions

During the error detection phases for each channel, the following checks have to be performed:

- The output current in open detection mode (digital key: 9 CLK rising edges when LE is "1")
- The output voltage in short detection (digital key: 10 CLK rising edges when LE is "1")
- Both parameters (output voltage and current) in combined error detection mode (digital key: 11 CLK rising edges when LE is "1").

The thresholds for the error diagnostics are listed in [Table 11](#page-24-3):

Error detection modes		Checked	CFG-9	CFG-8	Thresholds (V)			
		malfunction			Min.	Typ.	Max.	
Open detection	mode	Open line or output short to GND	x	x		$I_{OUT} \leq 0.5 \times I_{OUT}$ programmed		
Short detection		Short on LED or short to V-LED	0	0	1.15	$V_{\text{OUT}} \geq 1.8$	2.05	
	Combined		0		2.25	$V_{\text{OUT}} \geq 2.5$	2.75	
				0	2.75	$V_{\text{OUT}} \geq 3.0$	3.25	
					3.25	$V_{\text{OUT}} \geq 3.5$	3.80	

Table 11. Diagnostic thresholds

8.4 Auto-wakeup/auto power shutdown (CFG-10)

This feature reduces the power consumption when all outputs are OFF. It is active when the CFG -10 bit of configuration register is "1". The auto power shutdown (auto OFF) starts when the data latched is "0" for all channels, and device is active again (wakeup) at the first latched data string including at least one bit = "1" (at least one channel ON). Timings for shutdown and wakeup are present in the dynamics feature table. While the auto power shutdown is active, the device ignores any other command except the channel power-on.

8.5 Programmable turn-on/turn-off time (CFG-11/12)

The device gives the possibility to program the turn-on and turn-off time of the current generators. Four different values can be selected using CFG -12 and CFG-11 bits of the configuration register (see [Table 8](#page-18-1)) to fit the application requirements: $30/20$ ns (00), $100/40$ ns (01), 140/80 ns (10) and 180/150 ns (11). The selected value refers to T_{ON} (current rise time) and T_{OFF} (current fall time).

8.6 SDO delay (CFG-13)

Usually in SDO terminal, data are shifted out the rising edge of CLK signal (with a propagation delay of about 15 ns - signal (a) in [Figure 20](#page-26-2)). The device has the possibility to shift data out the falling edge of the CLK signal (with few ns of propagation delay - signal (b) in $Figure 20$. This feature is active when CFG -13 bit of the configuration register is "1". Default setting for this bit is "0" hence the SDO delay is not activated by default. This feature is particularly useful when some devices are connected in daisy chain configuration with mismatched propagation delays, between CLK and SDO data path (board routing).

Figure 20. SDO delay

8.7 Gradual output delay (CFG-14)

The gradual output delay consists of turning on gradually the current generators avoiding to turn on all channels at the same time.

When PWM counter enables the device channels, the outputs can be turned on simultaneously or with a progressive delay. Thanks to configuration register CFG -14 bit, the user can decide to put a delay among outputs (10 ns from each channel to the next one, around 150 ns between first and last channel). The typical output timing is shown in [Figure 21](#page-27-1). This feature prevents the inrush current and reduces the bypass capacitor value.

Figure 21. Gradual output delay

8.8 PWM counter setting and brightness register (CFG-15)

The brightness of each channel can be adjusted through a 12/16-bit PWM grayscale brightness control according to the PWM counter selection (configuration register CFG -15 bit). Brightness data is loaded by the SDI pin in a 16-bit shift register. Once 16-bit has been loaded (first input bit of brightness word is MSB, 16th bit is LSB), the digital word is moved to the corresponding temporary buffer (first word is the brightness of channel 15, the last one is for channel 0) using the appropriate key shown in $Table 7$ ("data latch"). One "data latch" key must follow each 16-bit brightness word except the last one. When the last brightness word is loaded (channel 0 brightness data), the key indicated as "global latch" in [Table 7](#page-16-1) must be used. This action moves the word from the shift register to the temporary buffer through the OUT0 and, at the same time, transfers all data of the 16 temporary buffers (16 x16-bit string) to the corresponding brightness registers (see also *[Figure 23](#page-28-1)*).

The PWM signals are generated by comparing the content of the brightness registers to a 16-bit or 12-bit counter, according to the CFG-15 bit status. The counter's clock source is provided to the PWCLK pin. In case of selection of 12-bit PWM counter, the four most significant bits of each brightness data word are ignored. However, each of sixteen brightness data words must be 16-bit long.The brightness register default value is "0", unless this value is changed, the LED brightness is minimum. *[Figure 22](#page-28-0)* shows this function in the schematic.

PWCLK must be a square wave signal, duty cycle is not important but the minimum width has to be above 20 ns, max. frequency has to be 30 MHz (pay attention the minimum output ON time). Just after the device startup (brightness counter reset), before applying PWCLK signal, all channels are in power-on condition if the brightness register values are not zeroed.

Figure 22. PWCLK counter and comparator

Figure 23. Brightness register setting

9 Thermal flag

The device has a thermal control logic providing a flag status when the internal temperature exceeds 150 °C (if temperature increases over 170 °C a thermal shutdown protects the device). This status can be read running the digital key "thermal error reading", holding the LE high for 13 CLK rising edges (see [Figure 24](#page-29-1)). If thermal alert is asserted, a 16-bit string = "1" is sent by SDO. The error data is uploaded into EDR register and this error notification is ready to be streamed through SDO to next 16 CLK rising edges. Hence, thermal flag status can be:

10 Dropout voltage

In order to correctly regulate the channel current, a minimum output voltage (V_{DROP}) across each current generator must be guaranteed.

The [Figure 25](#page-30-2) and [Table 12](#page-30-1) show the minimum V_{DROP} related to the regulated current; these measurements have been recorded with just one output ON. When more than one output is active the drop voltage increases. At 36 mA per channel, the minimum output voltage must be increased about 200 mV.

A V_{DROP} , lower than the minimum recommended, implies the regulation of a current lower than the expected one. However an excess of V_{DROP} increases the power dissipation.

Figure 25. Typical channel dropout voltage vs. output current (V_{DD} = 3.3 V)

Output current [mA]	Minimum $V_{DROP} \otimes V_{DD} = 3.3 V$ [mV]			
3	70			
9	180			
12	250			
20	410			
36	730			
40	820			
45	955			
50	1070			

Table 12. Minimum dropout voltage for some current values

11 Package information

In order to meet environmental requirements, ST offers these devices in different grades of $\mathsf{ECOPACK}^{\circledR}$ packages, depending on their level of environmental compliance. $\mathsf{ECOPACK}^{\circledR}$ specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

11.1 TSSOP24 exposed pad package information

Figure 26. TSSOP24 exposed pad outline

e de este especial.							
Dim.	mm						
	Min.	Typ.	Max.				
A			1.20				
A1			0.15				
A2	0.80	1.00	1.05				
$\sf b$	0.19		0.30				
$\mathbf c$	0.09		0.20				
D	7.70	7.80	7.90				
D ₁	4.80	5.00	$5.2\,$				
E	6.20	6.40	6.60				
E1	4.30	4.40	4.50				
E ₂	3.00	3.20	3.40				
$\mathsf{e}% _{0}\left(\mathsf{e}\right)$		0.65					
L	0.45	0.60	0.75				
L1		1.00					
$\sf k$	$\mathbf 0$		8				
aaa			0.10				

Table 13. TSSOP24 exposed pad mechanical data

11.2 TSSOP24 exposed pad packing information

Figure 27. TSSOP24 exposed pad tape and reel outline

12 Ordering information

13 Revision history

Table 16. Document revision history

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved

DocID025718 Rev 4 39/39