

www.ti.com SCAS872-MARCH 2009

Clock Buffer/Clock Multiplier With Optional SSC

FEATURES

- Part of a Family of Easy to use Clock Generator Devices With Optional SSC
- Clock Multiplier With Selectable Output Frequency and Selectable SSC
- SSC Controllable via 2 External Pins
 ±0%, ±0.5%, ±1%, ±2% Center Spread
- Frequency Multiplication Selectable Between x1 or x4 With One External Control Pin
- Output Disable via Control Pin
- Single 3.3V Device Power Supply
- Wide Temperature Range -40°C to 85°C
- Low Space Consumption by 8 Pin TSSOP Package


APPLICATIONS

 Consumer and Industrial Applications requiring EMI reduction through Spread Spectrum Clocking and/ or Clock Multiplication

PACKAGE



BLOCK DIAGRAM



DESCRIPTION

The CDCS503 is a spread spectrum capable, LVCMOS Input Clock Buffer with selectable frequency multiplication.

It shares major functionality with the CDCS502 but utilizes a LVCMOS input stage instead of the crystal input stage of the CDCS502. Also an Output Enable pin has been added to the CDCS503.

The device accepts a 3.3V LVCMOS signal at the input.

The input signal is processed by a PLL, whose output frequency is either equal to the input frequency or multiplied by the factor of 4.

The PLL is also able to spread the clock signal by $\pm 0\%$, $\pm 0.5\%$, $\pm 1\%$ or $\pm 2\%$ centered around the output clock frequency with a triangular modulation.

By this, the device can generate output frequencies between 8MHz and 108MHz with or without SSC.

A separate control pin can be used to enable or disable the output. The CDCS503 operates in 3.3V environment.

It is characterized for operation from -40°C to 85°C, and available in an 8-pin TSSOP package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




FUNCTION TABLE

OE	FS	SSC_SEL 0	SSC_SEL 1	SSC AMOUNT	f _{OUT} /f _{IN}	f _{OUT} at f _{in} = 27 MHz	
0	Х	х	х	Х	х	3-state	
1	0	0	0	±0.00%	1	27 MHz	
1	0	0	1	±0.50%	1	27 MHz	
1	0	1	0	±1.00%	1	27 MHz	
1	0	1	1	±2.00%	1	27 MHz	
1	1	0	0	±0.00%	4	108 MHz	
1	1	0	1	±0.50%	4	108 MHz	
1	1	1	0	±1.00%	4	108 MHz	
1	1	1	1	±2.00%	4	108 MHz	

DEVICE INFORMATION

PACKAGE



PIN FUNCTIONS

SIGNAL	PIN	TYPE	DESCRIPTION
IN	1	I	LVCMOS Clock input
OUT	6	0	LVCMOS Clock Output
SSC_SEL 0, 1	2, 3	I	Spread Selection Pins, internal pull-up
OE	7	I	Output Enable, internal pull-up
FS	5	I	Frequency Multiplication Selection, internal pull-up
V_{DD}	8	Power	3.3V Power Supply
GND	4	Ground	Ground

PACKAGE THERMAL RESISTANCE FOR TSSOP (PW) PACKAGE

over operating free-air temperature range (unless otherwise noted) $^{\left(1\right)}$

	CDCSE03DW 9 DIA	THER	UNIT				
CDCS503PW 8-PIN TSSOP				150	250	500	UNIT
В	High K			142	138	132	00/14/
$R_{\theta JA}$	Low K	230	185	170	150	°C/W	
В	High K	65					°C/W
$R_{\theta JC}$	Low K	69					C/VV

(1) The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k board).

Submit Documentation Feedback

www.ti.com SCAS872-MARCH 2009

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNIT
V_{DD}	Supply voltage range	-0.5 to 4.6	V
V _{IN}	Input voltage range ⁽¹⁾	-0.5 to 4.6	V
V _{out}	Output voltage range ⁽¹⁾	-0.5 to 4.6	V
I _{IN}	Input current (V _I < 0, V _I > VDD)	20	mA
I _{out}	Continuous output current	50	mA
T _{ST}	Storage temperature range	-65 to 150	°C
T _J	Maximum junction temperature	125	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage		3.0		3.6	V
f _{IN}	Input fraguency	FS = 0	8		32	MII-
	Input frequency	FS = 1	8		27	MHz
V_{IL}	Low level input voltage LVCMOS				0.3 V _{DD}	V
V_{IH}	High level input voltage LVCMOS		0.7 V _{DD}			V
VI	Input voltage threshold LVCMOS			0.5 V _{DD}		V
C _L	Output load test LVCMOS				15	pF
I _{OH} /I _{OL}	Output current				±12	mA
T _A	Operating free-air temperature		-40		85	°C

DEVICE CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
IDD	Davisa supply surrent	f _{out} = 20 MHz; FS = 0, no SSC		19		mΛ	
IDD	Device supply current	f _{out} = 70 MHz; FS = 1, SSC = 2%		22		mA	
4	Output fraguency	FS = 0	8		32	MHz	
f _{OUT}	Output frequency	FS = 1	32		108	IVITZ	
I _{IH}	LVCMOS input current	$V_I = VDD$; $VDD = 3.6 V$			10	μΑ	
I _{IL}	LVCMOS input current	V _I = 0 V; VDD = 3.6 V			-10	μΑ	
		I _{OH} = - 0.1mA	2.9				
V_{OH}	LVCMOS high-level output voltage	$I_{OH} = -8mA$	2.4			V	
		I _{OH} = - 12mA	2.2				
		I _{OL} = 0.1mA			0.1		
V_{OL}	LVCMOS low-level output voltage	$I_{OL} = 8mA$ $I_{OL} = 12mA$			0.5	V	
					0.8		
I_{OZ}	High- impedance-state output current	OE = Low	-2		2	μΑ	
t _{JIT(C-C)}	Cycle to cycle jitter ⁽¹⁾	f _{out} = 108 MHz; FS = 1, SSC = 1%, 10000 Cycles		110		ps	
t _r /t _f	Rise and fall time ⁽¹⁾	20%–80%		0.75		ns	
O _{dc}	Output duty cycle		45%		55%		
f _{MOD}	Modulation frequency			30		kHz	

⁽¹⁾ Measured with Test Load, see Figure 2.




Figure 1. IDD vs Input Frequency, VCC = 3.3V, SSC = 2%, Output Loaded With Test Load



APPLICATION INFORMATION

SSC MODULATION

The exact implementation of the SSC modulation plays a vital role for the EMI reduction. The CDCS503 uses a triangular modulation scheme implemented in a way that the modulation frequency depends on the VCO frequency of the internal PLL and the spread amount is independent from the VCO frequency.

The modulation frequency can be calculated by using one of the below formulas chosen by frequency multiplication mode.

FS = 0:
$$f_{mod} = f_{IN} / 708$$

FS = 1: $f_{mod} = f_{IN} / 620$

PARAMETER MEASUREMENT INFORMATION




Figure 2. Test Load




Figure 3. Load for 50-Ω Board Environment


Copyright © 2009, Texas Instruments Incorporated

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCS503PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022




*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	CDCS503PWR	TSSOP	PW	8	2000	356.0	356.0	35.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CDCS503PW	PW	TSSOP	8	150	530	10.2	3600	3.5



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated