

NCP1244

Fixed Frequency Current Mode Controller for Flyback Converters

The NCP1244 is a new fixed-frequency current-mode controller featuring the Dynamic Self-Supply. This function greatly simplifies the design of the auxiliary supply and the V_{CC} capacitor by activating the internal startup current source to supply the controller during start-up, transients, latch, stand-by etc. This device contains a special HV detector which detect the application unplug from the AC input line and triggers the X2 discharge current.

It features a timer-based fault detection that ensures the detection of overload and an adjustable compensation to help keep the maximum power independent of the input voltage.

Due to frequency foldback, the controller exhibits excellent efficiency in light load condition while still achieving very low standby power consumption. Internal frequency jittering, ramp compensation, and a versatile latch input make this controller an excellent candidate for the robust power supply designs.

A dedicated Off mode allows to reach the extremely low no load input power consumption via “sleeping” whole device and thus minimize the power consumption of the control circuitry.

Features


- Fixed-Frequency Current-Mode Operation (65 kHz and 100 kHz frequency options)
- Frequency Foldback then Skip Mode for Maximized Performance in Light Load and Standby Conditions
- Timer-Based Overload Protection with Latched (Option A) or Auto-Recovery (Option B) Operation
- High-voltage Current Source with Dynamic Self-Supply, Simplifying the Design of the V_{CC} Circuitry
- Frequency Modulation for Softened EMI Signature
- Adjustable Overpower Protection Dependant on the Bulk Voltage
- Latch-off Input Combined with the Overpower Protection Sensing Input
- V_{CC} Operation up to 28 V, With Overvoltage Detection
- 500/800 mA Source/Sink Drive Peak Current Capability
- 10 ms Soft-Start
- Internal Thermal Shutdown
- No-Load Standby Power < 30 mW
- X2 Capacitor in EMI Filter Discharging Feature
- These Devices are Pb-Free and Halogen Free/BFR Free



ON Semiconductor®


www.onsemi.com

MARKING DIAGRAM



44Xfff = Specific Device Code
X = A or B
fff = 065 or 100
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
▪ = Pb-Free Package

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 39 of this data sheet.

Typical Applications

- AC-DC Adapters for Notebooks, LCD, and Printers
- Offline Battery Chargers
- Consumer Electronic Power Supplies
- Auxiliary/Housekeeping Power Supplies
- Offline Adapters for Notebooks

NCP1244

TYPICAL APPLICATION EXAMPLE




Figure 1. Flyback Converter Application Using the NCP1244

PIN FUNCTION DESCRIPTION

| Pin No | Pin Name | Function | Pin Description |
|--------|----------|-------------------------|---|
| 1 | LATCH | Latch-Off Input | Pull the pin up or down to latch-off the controller. An internal current source allows the direct connection of an NTC for over temperature detection. |
| 2 | FB | Feedback + Shutdown pin | An optocoupler collector to ground controls the output regulation. The part goes to the low consumption Off mode if the FB input pin is pulled to GND. |
| 3 | CS | Current Sense | This Input senses the Primary Current for current-mode operation, and offers an overpower compensation adjustment. |
| 4 | GND | - | The controller ground |
| 5 | DRV | Drive output | Drives external MOSFET |
| 6 | VCC | VCC input | This supply pin accepts up to 28 Vdc, with overvoltage detection. The pin is connected to an external auxiliary voltage. It is not allowed to connect another circuit to this pin to keep low input power consumption. |
| 8 | HV | High-voltage pin | Connects to the rectified AC line to perform the functions of Start-up Current Source, Self-Supply and X2 capacitor discharge function and the HV sensing for the overpower protection purposes. It is not allowed to connect this pin to DC voltage. |

NCP1244

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
|----------------------------|---|----------------------------|---------|
| DRV (pin 5) | Maximum voltage on DRV pin (Dc-Current self-limited if operated within the allowed range) (Note 1) | -0.3 to 20 ±1000 (peak) | V mA |
| V _{CC} (pin 6) | V _{CC} Power Supply voltage, V _{CC} pin, continuous voltage Power Supply voltage, V _{CC} pin, continuous voltage (Note 1) | -0.3 to 28 ±30 (peak) | V mA |
| HV (pin 8) | Maximum voltage on HV pin (Dc-Current self-limited if operated within the allowed range) | -0.3 to 500 ±20 | V mA |
| V _{max} | Maximum voltage on low power pins (except pin 5, pin 6 and pin 8) (Dc-Current self-limited if operated within the allowed range) (Note 1) | -0.3 to 10 ±10 (peak) | V mA |
| R _{θJ-A} | Thermal Resistance SOIC-7 Junction-to-Air, low conductivity PCB (Note 2) Junction-to-Air, medium conductivity PCB (Note 3) Junction-to-Air, high conductivity PCB (Note 4) | 162 147 115 | °C/W |
| R _{θJ-C} | Thermal Resistance Junction-to-Case | 73 | °C/W |
| T _{JMAX} | Operating Junction Temperature | -40 to +150 | °C |
| T _{STRGMAX} | Storage Temperature Range | -60 to +150 | °C |
| | ESD Capability, HBM model (All pins except HV) per JEDEC Standard JESD22, Method A114E | > 2000 | V |
| | ESD Capability, Machine Model per JEDEC Standard JESD22, Method A115A | > 200 | V |
| | ESD Capability, Charged Device Model per JEDEC Standard JESD22, Method C101E | > 1000 | V |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. This device contains latch-up protection and exceeds 100 mA per JEDEC Standard JESD78.
2. As mounted on a 80 x 100 x 1.5 mm FR4 substrate with a single layer of 50 mm² of 2 oz copper traces and heat spreading area. As specified for a JEDEC 51-1 conductivity test PCB. Test conditions were under natural convection or zero air flow.
3. As mounted on a 80 x 100 x 1.5 mm FR4 substrate with a single layer of 100 mm² of 2 oz copper traces and heat spreading area. As specified for a JEDEC 51-2 conductivity test PCB. Test conditions were under natural convection or zero air flow.
4. As mounted on a 80 x 100 x 1.5 mm FR4 substrate with a single layer of 650 mm² of 2 oz copper traces and heat spreading area. As specified for a JEDEC 51-3 conductivity test PCB. Test conditions were under natural convection or zero air flow.

NCP1244

ELECTRICAL CHARACTERISTICS (For typical values $T_J = 25^\circ\text{C}$, for min/max values $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{HV} = 125\text{ V}$, $V_{CC} = 11\text{ V}$ unless otherwise noted)

| Characteristics | Test Condition | Symbol | Min | Typ | Max | Unit |
|-----------------|----------------|--------|-----|-----|-----|------|
|-----------------|----------------|--------|-----|-----|-----|------|

HIGH VOLTAGE CURRENT SOURCE

| | | | | | | |
|--|---|--|----------|----------|-----------|---------------|
| Minimum voltage for current source operation | | $V_{HV(\text{min})}$ | – | 30 | 40 | V |
| Current flowing out of V_{CC} pin | $V_{CC} = 0\text{ V}$ $V_{CC} = V_{CC(\text{on})} - 0.5\text{ V}$ | I_{start1} I_{start2} | 0.2 5 | 0.5 8 | 0.8 11 | mA |
| Off-state leakage current | $V_{HV} = 500\text{ V}$, $V_{CC} = 15\text{ V}$ | $I_{\text{start(off)}}$ | 10 | 25 | 50 | μA |
| Off-mode HV supply current | $V_{HV} = 141\text{ V}$, $V_{HV} = 325\text{ V}$, V_{CC} loaded by $4.7\ \mu\text{F}$ cap | $I_{HV(\text{off})}$ | – – | 45 50 | 60 70 | μA |

SUPPLY

| | | | | | | |
|--|---|--|---|--|---|---------------|
| HV current source regulation threshold | | $V_{CC(\text{reg})}$ | 8 | 11 | – | V |
| Turn-on threshold level, V_{CC} going up HV current source stop threshold | | $V_{CC(\text{on})}$ | 11.0 | 12.0 | 13.0 | V |
| HV current source restart threshold | | $V_{CC(\text{min})}$ | 9.5 | 10.5 | 11.5 | V |
| Turn-off threshold | | $V_{CC(\text{off})}$ | 8.5 | 8.9 | 9.3 | V |
| Overvoltage threshold | | $V_{CC(\text{ovp})}$ | 25 | 26.5 | 28 | V |
| Blanking duration on $V_{CC(\text{off})}$ and $V_{CC(\text{ovp})}$ detection | | $t_{VCC(\text{blank})}$ | – | 10 | – | μs |
| V_{CC} decreasing level at which the internal logic resets | | $V_{CC(\text{reset})}$ | 4.8 | 7.0 | 7.7 | V |
| V_{CC} level for I_{START1} to I_{START2} transition | | $V_{CC(\text{inhibit})}$ | 0.2 | 0.8 | 1.25 | V |
| Internal current consumption (Note 5) | DRV open, $V_{FB} = 3\text{ V}$, 65 kHz DRV open, $V_{FB} = 3\text{ V}$, 100 kHz Cdrv = 1 nF, $V_{FB} = 3\text{ V}$, 65 kHz Cdrv = 1 nF, $V_{FB} = 3\text{ V}$, 100 kHz Off mode (skip or before start-up) Fault mode (fault or latch) | I_{CC1} I_{CC1} I_{CC2} I_{CC2} I_{CC3} I_{CC4} | 1.3 1.3 1.8 2.3 0.67 0.3 | 1.85 1.85 2.6 2.9 0.9 0.6 | 2.2 2.2 3.0 3.5 1.13 0.9 | mA |

X2 DISCHARGE

| | | | | | | |
|--|--|-----------------------|-----|-----|----|----|
| Comparator hysteresis observed at HV pin | | $V_{HV(\text{hyst})}$ | 1.5 | 3.5 | 5 | V |
| HV signal sampling period | | T_{sample} | – | 1.0 | – | ms |
| Timer duration for no line detection | | t_{DET} | 21 | 32 | 43 | ms |
| Discharge timer duration | | t_{DIS} | 21 | 32 | 43 | ms |

OSCILLATOR

| | | | | | | |
|--|---|---|---------------|-------------|---------------|---------------|
| Oscillator frequency | | f_{OSC} | 58 87 | 65 100 | 72 109 | kHz |
| Maximum on time for $T_J = 25^\circ\text{C}$ to $+125^\circ\text{C}$ only | $f_{\text{OSC}} = 65\text{ kHz}$ $f_{\text{OSC}} = 100\text{ kHz}$ | $t_{\text{ONmax}(65\text{kHz})}$ $t_{\text{ONmax}(100\text{kHz})}$ | 11.27 7.27 | 12.3 8.0 | 13.66 9.25 | μs |
| Maximum on time | $f_{\text{OSC}} = 65\text{ kHz}$ $f_{\text{OSC}} = 100\text{ kHz}$ | $t_{\text{ONmax}(65\text{kHz})}$ $t_{\text{ONmax}(100\text{kHz})}$ | 11.0 7.0 | 12.3 8.0 | 13.66 9.25 | μs |
| Maximum duty cycle (corresponding to maximum on time at maximum switching frequency) | $f_{\text{OSC}} = 65\text{ kHz}$ $f_{\text{OSC}} = 100\text{ kHz}$ | D_{MAX} | – | 80 | – | % |

- Internal supply current only, currents sourced via FB pin is not included (current is flowing in GND pin only).
- Guaranteed by design.
- CS pin source current is a sum of I_{bias} and I_{OPC} , thus at $V_{HV} = 125\text{ V}$ is observed the I_{bias} only, because I_{OPC} is switched off.

NCP1244

ELECTRICAL CHARACTERISTICS (For typical values $T_J = 25^\circ\text{C}$, for min/max values $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{HV} = 125\text{ V}$, $V_{CC} = 11\text{ V}$ unless otherwise noted)

| Characteristics | Test Condition | Symbol | Min | Typ | Max | Unit |
|-----------------|----------------|--------|-----|-----|-----|------|
|-----------------|----------------|--------|-----|-----|-----|------|

OSCILLATOR

| | | | | | | |
|--|--|---------------------|---------|---------|---------|----|
| Frequency jittering amplitude, in percentage of f_{OSC} | | A_{jitter} | ± 4 | ± 6 | ± 8 | % |
| Frequency jittering modulation frequency | | f_{jitter} | 85 | 125 | 165 | Hz |

FREQUENCY FOLDBACK

| | | | | | | |
|---|---|------------------------|-----|-----|-----|-----|
| Feedback voltage threshold below which frequency foldback starts | | $V_{\text{FB(foldS)}}$ | 1.8 | 2.0 | 2.2 | V |
| Feedback voltage threshold below which frequency foldback is complete | | $V_{\text{FB(foldE)}}$ | 0.8 | 0.9 | 1.0 | V |
| Minimum switching frequency | $V_{\text{FB}} = V_{\text{skip(in)}} + 0.1$ | $f_{\text{OSC(min)}}$ | 23 | 27 | 32 | kHz |

OUTPUT DRIVER

| | | | | | | |
|---|---|--|--------|------------|--------|----|
| Rise time, 10 to 90% of V_{CC} | $V_{\text{CC}} = V_{\text{CC(min)}} + 0.2\text{ V}$, $C_{\text{DRV}} = 1\text{ nF}$ | t_{rise} | – | 40 | 70 | ns |
| Fall time, 90 to 10% of V_{CC} | $V_{\text{CC}} = V_{\text{CC(min)}} + 0.2\text{ V}$, $C_{\text{DRV}} = 1\text{ nF}$ | t_{fall} | – | 40 | 70 | ns |
| Current capability | $V_{\text{CC}} = V_{\text{CC(min)}} + 0.2\text{ V}$, $C_{\text{DRV}} = 1\text{ nF}$ DRV high, $V_{\text{DRV}} = 0\text{ V}$ DRV low, $V_{\text{DRV}} = V_{\text{CC}}$ | $I_{\text{DRV(source)}}$ $I_{\text{DRV(sink)}}$ | – – | 500 800 | – – | mA |
| Clamping voltage (maximum gate voltage) | $V_{\text{CC}} = V_{\text{CCmax}} - 0.2\text{ V}$, DRV high, $R_{\text{DRV}} = 33\text{ k}\Omega$, $C_{\text{load}} = 220\text{ pF}$ | $V_{\text{DRV(clamp)}}$ | 11 | 13.5 | 16 | V |
| High-state voltage drop | $V_{\text{CC}} = V_{\text{CC(min)}} + 0.2\text{ V}$, $R_{\text{DRV}} = 33\text{ k}\Omega$, DRV high | $V_{\text{DRV(drop)}}$ | – | – | 1 | V |

CURRENT SENSE

| | | | | | | |
|---|---|------------------------|------|------|------|---------------|
| Input Pull-up Current | $V_{\text{CS}} = 0.7\text{ V}$ | I_{bias} | – | 1 | – | μA |
| Maximum internal current setpoint | $V_{\text{FB}} > 3.5\text{ V}$ | V_{ILIM} | 0.66 | 0.70 | 0.74 | V |
| Propagation delay from V_{ILimit} detection to DRV off | $V_{\text{CS}} = V_{\text{ILIM}}$ | t_{delay} | – | 80 | 110 | ns |
| Leading Edge Blanking Duration for V_{ILIM} | | t_{LEB} | 200 | 250 | 320 | ns |
| Threshold for immediate fault protection activation | | $V_{\text{CS(stop)}}$ | 0.95 | 1.05 | 1.15 | V |
| Leading Edge Blanking Duration for $V_{\text{CS(stop)}}$ (Note 6) | | t_{BCS} | 90 | 120 | 150 | ns |
| Soft-start duration | From 1 st pulse to $V_{\text{CS}} = V_{\text{ILIM}}$ | t_{SSTART} | 8 | 11 | 14 | ms |
| Frozen current setpoint | | $V_{\text{I(freeze)}}$ | 275 | 300 | 325 | mV |

INTERNAL SLOPE COMPENSATION

| | | | | | |
|--------------------------------|---------------------------|---|-------|---|---------------|
| Slope of the compensation ramp | $S_{\text{comp(65kHz)}}$ | – | –32.5 | – | mV / |
| | $S_{\text{comp(100kHz)}}$ | – | –50 | – | μs |

FEEDBACK

| | | | | | | |
|---|--------------------------|-------------------------|------|-----|------|------------|
| Internal pull-up resistor | $T_J = 25^\circ\text{C}$ | $R_{\text{FB(up)}}$ | 15 | 20 | 25 | k Ω |
| V_{FB} to internal current setpoint division ratio | | K_{FB} | 4.7 | 5 | 5.3 | – |
| Internal pull-up voltage on the FB pin (Note 6) | | $V_{\text{FB(ref)}}$ | 4.5 | 5 | 5.5 | V |
| Feedback voltage below which the peak current is frozen | | $V_{\text{FB(freeze)}}$ | 1.35 | 1.5 | 1.65 | V |

- Internal supply current only, currents sourced via FB pin is not included (current is flowing in GND pin only).
- Guaranteed by design.
- CS pin source current is a sum of I_{bias} and I_{OPC} , thus at $V_{\text{HV}} = 125\text{ V}$ is observed the I_{bias} only, because I_{OPC} is switched off.

NCP1244

ELECTRICAL CHARACTERISTICS (For typical values $T_J = 25^\circ\text{C}$, for min/max values $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{HV} = 125\text{ V}$, $V_{CC} = 11\text{ V}$ unless otherwise noted)

| Characteristics | Test Condition | Symbol | Min | Typ | Max | Unit |
|-----------------|----------------|--------|-----|-----|-----|------|
|-----------------|----------------|--------|-----|-----|-----|------|

SKIP CYCLE MODE

| | | | | | | |
|---|--|---|--------------|--------------|--------------|---|
| Feedback voltage thresholds for skip mode | V_{FB} going down V_{FB} going up | $V_{\text{skip(in)}}$ $V_{\text{skip(out)}}$ | 0.63 0.72 | 0.70 0.80 | 0.77 0.88 | V |
|---|--|---|--------------|--------------|--------------|---|

REMOTE CONTROL ON FB PIN

| | | | | | | |
|---|--|------------|------|------|------|---------------|
| The voltage above which the part enters the on mode | $V_{CC} > V_{CC(\text{off})}$, $V_{HV} = 60\text{ V}$ | V_{ON} | – | 2.2 | – | V |
| The voltage below which the part enters the off mode | $V_{CC} > V_{CC(\text{off})}$ | V_{OFF} | 0.35 | 0.40 | 0.45 | V |
| Minimum hysteresis between the V_{ON} and V_{OFF} | $V_{CC} > V_{CC(\text{off})}$, $V_{HV} = 60\text{ V}$ | V_{HYST} | 500 | – | – | mV |
| Pull-up current in off mode | $V_{CC} > V_{CC(\text{off})}$ | I_{OFF} | – | 5 | – | μA |
| Go To Off mode timer | $V_{CC} > V_{CC(\text{off})}$ | t_{GTOM} | 500 | 600 | 770 | ms |

OVERLOAD PROTECTION

| | | | | | | |
|---|--|----------------------|------|------|------|----|
| Fault timer duration | | t_{fault} | 108 | 128 | 178 | ms |
| Autorecovery mode latch-off time duration | | t_{autorec} | 0.85 | 1.00 | 1.35 | s |

OVERPOWER PROTECTION

| | | | | | | |
|--|--|--|--------------------|-----------------------|--------------------|--------------------------|
| V_{HV} to I_{OPC} conversion ratio | | K_{OPC} | – | 0.54 | – | $\mu\text{A} / \text{V}$ |
| Current flowing out of CS pin (Note 7) | $V_{HV} = 125\text{ V}$ $V_{HV} = 162\text{ V}$ $V_{HV} = 325\text{ V}$ $V_{HV} = 365\text{ V}$ | $I_{OPC(125)}$ $I_{OPC(162)}$ $I_{OPC(325)}$ $I_{OPC(365)}$ | – – – 105 | 0 20 110 130 | – – – 150 | μA |
| FB voltage above which I_{OPC} is applied | $V_{HV} = 365\text{ V}$ | $V_{FB(OPCF)}$ | 2.12 | 2.35 | 2.58 | V |
| FB voltage below which is no I_{OPC} applied | $V_{HV} = 365\text{ V}$ | $V_{FB(OPCE)}$ | – | 2.15 | – | V |

LATCH-OFF INPUT

| | | | | | | |
|--|--|--|------------|------------|------------|---------------|
| High threshold | V_{Latch} going up | V_{OVP} | 2.35 | 2.5 | 2.65 | V |
| Low threshold | V_{Latch} going down | V_{OTP} | 0.76 | 0.8 | 0.84 | V |
| Current source for direct NTC connection During normal operation During soft-start | $V_{\text{Latch}} = 0\text{ V}$ | I_{NTC} $I_{NTC(SSTART)}$ | 65 130 | 95 190 | 105 210 | μA |
| Blanking duration on high latch detection | 65 kHz version 100 kHz version | $t_{\text{Latch(OVP)}}$ | 35 20 | 50 35 | 70 50 | μs |
| Blanking duration on low latch detection | | $t_{\text{Latch(OTP)}}$ | – | 350 | – | μs |
| Clamping voltage | $I_{\text{Latch}} = 0\text{ mA}$ $I_{\text{Latch}} = 1\text{ mA}$ | $V_{\text{clamp0(Latch)}}$ $V_{\text{clamp1(Latch)}}$ | 1.0 1.8 | 1.2 2.4 | 1.4 3.0 | V |

TEMPERATURE SHUTDOWN

| | | | | | | |
|---------------------------------|------------------|----------------|---|-----|---|------------------|
| Temperature shutdown | T_J going up | T_{TSD} | – | 150 | – | $^\circ\text{C}$ |
| Temperature shutdown hysteresis | T_J going down | $T_{TSD(HYS)}$ | – | 30 | – | $^\circ\text{C}$ |

- Internal supply current only, currents sourced via FB pin is not included (current is flowing in GND pin only).
- Guaranteed by design.
- CS pin source current is a sum of I_{bias} and I_{OPC} , thus at $V_{HV} = 125\text{ V}$ is observed the I_{bias} only, because I_{OPC} is switched off.

TYPICAL CHARACTERISTIC




Figure 3. Minimum Current Source Operation
 $V_{HV(min)}$




Figure 4. Off-State Leakage Current $I_{start(off)}$




Figure 5. Off-Mode HV Supply Current $I_{HV(off)}$




Figure 6. High Voltage Startup Current Flowing Out of V_{CC} Pin I_{start2}




Figure 7. Maximum Internal Current Setpoint
 V_{ILIM}




Figure 8. Frozen Current Setpoint $V_{I(freeze)}$ for the Light Load Operation

NCP1244

TYPICAL CHARACTERISTIC




Figure 9. Threshold for Immediate Fault Protection Activation $V_{CS(stop)}$




Figure 10. Propagation Delay t_{delay}




Figure 11. Leading Edge Blanking Duration t_{LEB}




Figure 12. Maximum Overpower Compensating Current $I_{OP(365)}$ Flowing Out of CS Pin




Figure 13. FB Pin Internal Pull-up Resistor $R_{FB(up)}$




Figure 14. FB Pin Open Voltage $V_{FB(ref)}$

NCP1244

TYPICAL CHARACTERISTIC




Figure 15. Latch Pin High Threshold V_{OVP}




Figure 16. Latch Pin Low Threshold V_{OTP}




Figure 17. Current I_{NTC} Sourced from the Latch Pin, Allowing Direct NTC Connection




Figure 18. Current $I_{NTC(SSTART)}$ Sourced from the Latch Pin, During Soft-Start




Figure 19. Oscillator f_{osc} for the 65 kHz Version




Figure 20. Oscillator f_{osc} for the 100 kHz Version

TYPICAL CHARACTERISTIC




Figure 21. Maximum ON Time t_{ONmax} for the 65 kHz Version




Figure 22. Maximum ON Time t_{ONmax} for the 100 kHz Version




Figure 23. Maximum Duty Ratio D_{MAX}




Figure 24. Minimum Switching Frequency $f_{osc(min)}$




Figure 25. FB Pin Voltage Below Which Frequency Foldback Starts $V_{FB(foldS)}$




Figure 26. FB Pin Voltage Below Which Frequency Foldback Complete $V_{FB(foldE)}$

TYPICAL CHARACTERISTIC




Figure 27. FB Pin Skip-In Level $V_{skip(in)}$




Figure 28. FB Pin Skip-Out Level $V_{skip(out)}$




Figure 29. FB Pin Level $V_{FB(OPCF)}$ Above Which is the Overpower Compensation Applied




Figure 30. FB Pin Level $V_{FB(OPCE)}$ Below Which is No Overpower Compensation Applied




Figure 31. V_{CC} Turn-on Threshold Level, V_{CC} Going Up HV Current Source Stop Threshold $V_{CC(on)}$




Figure 32. HV Current Source Restart Threshold $V_{CC(min)}$

TYPICAL CHARACTERISTIC




Figure 33. V_{CC} Turn-off Threshold (UVLO)
 $V_{CC(off)}$




Figure 34. V_{CC} Decreasing Level at Which the Internal Logic Resets $V_{CC(reset)}$




Figure 35. Internal Current Consumption when DRV Pin is Unloaded




Figure 36. Internal Current Consumption when DRV Pin is Loaded by 1 nF




Figure 37. X2 Discharge Comparator Hysteresis Observed at HV Pin $V_{HV(hyst)}$




Figure 38. HV Signal Sampling Period T_{sample}

TYPICAL CHARACTERISTIC




Figure 39. FB Pin Voltage Level Above Which is Entered On Mode V_{ON}




Figure 40. FB Pin Voltage Level Below Which is Entered Off Mode V_{OFF}




Figure 41. Fault Timer Duration t_{fault}




Figure 42. Go To Off Mode Timer Duration t_{GTOM}

APPLICATION INFORMATION

Functional Description

The NCP1244 includes all necessary features to build a safe and efficient power supply based on a fixed-frequency flyback converter. The NCP1244 is a multimode controller as illustrated in Figure 43. The mode of operation depends upon line and load condition. Under all modes of operation, the NCP1244 terminates the DRV signal based on the switch current. Thus, the NCP1244 always operates in current mode control so that the power MOSFET current is always limited.

Under normal operating conditions, the FB pin commands the operating mode of the NCP1244 at the voltage thresholds shown in Figure 43. At normal rated operating loads (from 100% to approximately 33% full rated power) the NCP1244 controls the converter in fixed frequency PWM mode. It can operate in the continuous conduction mode (CCM) or discontinuous conduction mode (DCM) depending upon the input voltage and loading conditions. If the controller is used in CCM with a wide input voltage range, the duty-ratio may increase up to 50%. The build-in slope compensation prevents the appearance of sub-harmonic oscillations in this operating area.

For loads that are between approximately 32% and 10% of full rated power, the converter operates in frequency foldback mode (FFM). If the feedback pin voltage is lower than 1.5 V the peak switch current is kept constant and the output voltage is regulated by modulating the switching frequency for a given and fixed input voltage V_{HV} .

Effectively, operation in FFM results in the application of constant volt-seconds to the flyback transformer each switching cycle. Voltage regulation in FFM is achieved by varying the switching frequency in the range from 65 kHz (or 100 kHz) to 27 kHz. For extremely light loads (below approximately 6% full rated power), the converter is controlled using bursts of 27 kHz pulses. This mode is called as skip mode. The FFM, keeping constant peak current and skip mode allows design of the power supplies with increased efficiency under the light loading conditions. Keep in mind that the aforementioned boundaries of steady-state operation are approximate because they are subject to converter design parameters.




Figure 43. Mode Control with FB pin voltage

There was implemented the low consumption off mode allowing to reach extremely low no load input power. This mode is controlled by the FB pin and allows the remote control (or secondary side control) of the power supply shut-down. Most of the device internal circuitry is unbiased in the low consumption off mode. Only the FB pin control circuitry and X2 cap discharging circuitry is operating in the low consumption off mode. If the voltage at feedback pin

decreases below the 0.4 V the controller will enter the low consumption off mode. The controller can start if the FB pin voltage increases above the 2.2 V level.

See the detailed status diagrams for the both versions fully latched A and the autorecovery B on the following figures. The basic status of the device after wake-up by the V_{CC} is the off mode and mode is used for the overheating protection mode if the thermal shutdown protection is activated.

NCP1244




Figure 44. Operating Status Diagram for the Fully Latched Version A of the Device




Figure 45. Operating Status Diagram for the Autorecovery Version B of the Device

The information about the fault (permanent Latch or Autorecovery) is kept during the low consumption off mode due the safety reason. The reason is not to allow unlatch the device by the remote control being in off mode.

Start-up of the Controller

At start-up, the current source turns on when the voltage on the HV pin is higher than $V_{HV(min)}$, and turns off when V_{CC} reaches $V_{CC(on)}$, then turns on again when V_{CC} reaches $V_{CC(min)}$, until V_{CC} is supplied by an external source. The controller actually starts the first time V_{CC} reaches $V_{CC(on)}$ when the slope on HV pin is positive.

Even though the Dynamic Self-Supply is able to maintain the V_{CC} voltage between $V_{CC(on)}$ and $V_{CC(min)}$ by turning

the HV start-up current source on and off, it can only be used in light load condition, otherwise the power dissipation on the die would be too much. As a result, an auxiliary voltage source is needed to supply V_{CC} during normal operation.

The Dynamic Self-Supply is useful to keep the controller alive when no switching pulses are delivered, e.g. in latch or fault condition, or to prevent the controller from stopping during load transients when the V_{CC} might drop. The NCP1244 accepts a supply voltage as high as 28 V, with an overvoltage threshold $V_{CC(ovp)}$ that latches the controller off.




Figure 46. V_{CC} Start-up Timing Diagram

NCP1244

For safety reasons, the start-up current is lowered when V_{CC} is below $V_{CC(inhibit)}$, to reduce the power dissipation in case the V_{CC} pin is shorted to GND (in case of V_{CC} capacitor failure, or external pull-down on V_{CC} to disable the controller). There is only one condition for which the current source doesn't turn on when V_{CC} reaches $V_{CC(inhibit)}$: the voltage on HV pin is too low (below $V_{HV(min)}$). The controller can restart only when V_{CC} reaches $V_{CC(on)}$ and

when the slope on HV pin is positive during the short ac line drop-outs. This feature differentiates between the short ac line drop-outs and application plug off. The minimum positive slope is defined by the Equation 1 in following chapter.




Figure 47. Ac Line Drop-out Timing Diagram

X2 Cap Discharge Feature

The X2 capacitor discharging feature is offered by usage of the NCP1244. This feature save approx. 16 mW – 25 mW input power depending on the EMI filter X2 capacitors volume and it saves the external components count as well. The discharge feature is ensured via the start-up current source with a dedicated control circuitry for this function. The X2 capacitors are being discharged by current defined as I_{start2} when this need is detected.

There is used a dedicated structure called ac line unplug detector inside the X2 capacitor discharge control circuitry. See the Figure 48 for the block diagram for this structure and Figures 49, 50 and 52 for the timing diagrams. The basic idea of ac line unplug detector lies in comparison of the direct sample of the high voltage obtained via the high voltage sensing structure with the delayed sample of the high voltage. The delayed signal is created by the sample & hold structure.

The comparator used for the comparison of these signals is without hysteresis inside. The resolution between the slopes of the ac signal and dc signal is defined by the sampling time T_{SAMPLE} and additional internal offset N_{OS} . These parameters ensure the noise immunity as well. The additional offset is added to the picture of the sampled HV signal and its analog sum is stored in the C_1 storage capacitor. If the voltage level of the HV sensing structure output crosses this level the comparator CMP output signal resets the detection timer and no dc signal is detected. The additional offset N_{OS} can be measured as the $V_{HV(hyst)}$ on the HV pin. If the comparator output produces pulses it means that the slope of input signal is higher than set resolution level and the slope is positive. If the comparator output produces the low level it means that the slope of input signal is lower than set resolution level or the slope is negative. There is used the detection timer which is reset by any edge of the comparator output. It means if no edge comes before the timer elapses there is present only dc signal or signal with the small ac ripple at the HV pin. This type of the ac detector detects only the positive slope, which fulfils the requirements for the ac line presence detection.

In case of the dc signal presence on the high voltage input, the direct sample of the high voltage obtained via the high voltage sensing structure and the delayed sample of the high voltage are equivalent and the comparator produces the low level signal during the presence of this signal. No edges are present at the output of the comparator, that's why the detection timer is not reset and dc detect signal appears.

The minimum detectable slope by this ac detector is given by the ration between the maximum hysteresis observed at HV pin $V_{HV(hyst),max}$ and the sampling time:

$$S_{min} = \frac{V_{HV(hyst),max}}{T_{sample}} \quad (\text{eq. 1})$$

Than it can be derived the relationship between the minimum detectable slope and the amplitude and frequency of the sinusoidal input voltage:

$$\begin{aligned} V_{max} &= \frac{V_{HV(hyst),max}}{2 \cdot \pi \cdot f \cdot T_{sample}} = \frac{5}{2 \cdot \pi \cdot 35 \cdot 1 \cdot 10^{-3}} \quad (\text{eq. 2}) \\ &= 22.7 \text{ V} \end{aligned}$$

The minimum detectable AC RMS voltage is 16 V at frequency 35 Hz, if the maximum hysteresis is 5 V and sampling time is 1 ms.

The X2 capacitor discharge feature is available in any controller operation mode to ensure this safety feature. The detection timer is reused for the time limiting of the discharge phase, to protect the device against overheating. The discharging process is cyclic and continues until the ac line is detected again or the voltage across the X2 capacitor is lower than $V_{HV(min)}$. This feature ensures to discharge quite big X2 capacitors used in the input line filter to the safe level. **It is important to note that it is not allowed to connect HV pin to any dc voltage due this feature. e.g. directly to bulk capacitor.**

During the HV sensing or X2 cap discharging the V_{CC} net is kept above the $V_{CC(off)}$ voltage by the Self-Supply in any mode of device operation to supply the control circuitry. During the discharge sequence device runs normally.




Figure 48. The ac Line Unplug Detector Structure Used for X2 Capacitor Discharge System




Figure 49. The ac Line Unplug Detector Timing Diagram

NCP1244




Figure 50. The ac Line Unplug Detector Timing Diagram Detail with Noise Effects

NCP1244




Figure 51. HV Pin ac Input Timing Diagram with X2 Capacitor Discharge Sequence when the Application is Unplugged Under Extremely Low Line Condition

NCP1244




Figure 52. HV Pin ac Input Timing Diagram with X2 Capacitor Discharge Sequence When the Application is Unplugged Under High Line and Heavy Load Condition

NCP1244




Figure 53. HV Pin ac Input Timing Diagram with X2 Capacitor Discharge Sequence When the Application is Unplugged Under High Line and Light Load Condition

The Low Consumption Off Mode

There was implemented the low consumption off mode allowing to reach extremely low no load input power as described in previous chapters. If the voltage at feedback pin decreases below the 0.4 V the controller enters the off mode. The internal V_{CC} is turned-off, the IC consumes extremely low V_{CC} current and only the voltage at external V_{CC} capacitor is maintained by the Self-Supply circuit. The Self-Supply circuit keeps the V_{CC} voltage at the $V_{CC(reg)}$ level. The supply for the FB pin watch dog circuitry and FB pin bias is provided via the low consumption current sources from the external V_{CC} capacitor. The controller can only start, if the FB pin voltage increases above the 2.2 V level. See Figure 54 for timing diagrams.

Only the X2 cap discharge and Self-Supply features is enabled in the low consumption off mode. The X2 cap discharging feature is enable due the safety reasons and the Self-Supply is enabled to keep the V_{CC} supply, but only very low V_{CC} consumption appears in this mode. Any other features are disabled in this mode.

The information about the latch status of the device is kept in the low consumption off mode and this mode is used for the TSD protection as well. The protection timer GoToOffMode t_{GTOM} is used to protect the application against the false activation of the low consumption off mode by the fast drop outs of the FB pin voltage below the 0.4 V level. E.g. in case when is present high FB pin voltage ripple during the skip mode.




Figure 54. Start-up, Shutdown and AC Line Unplug Time Diagram

Oscillator with Maximum On Time and Frequency Jittering

The NCP1244 includes an oscillator that sets the switching frequency 65 kHz or 100 kHz depending on the version. The maximum on time is 12.3 μ s (for 65 kHz version) or 8 μ s (for 100 kHz version) with an accuracy of $\pm 7\%$. The maximum on time corresponds to maximum duty cycle of the DRV pin is 80% at full switching frequency. In order to improve the EMI signature, the switching frequency jitters $\pm 6\%$ around its nominal value, with a triangle-wave shape and at a frequency of 125 Hz. This frequency jittering is active even when the frequency is decreased to improve the efficiency in light load condition.




Figure 55. Frequency Modulation of the Maximum Switching Frequency

Low Load Operation Modes: Frequency Foldback Mode (FFM) and Skip Mode

In order to improve the efficiency in light load conditions, the frequency of the internal oscillator is linearly reduced from its nominal value down to $f_{OSC(min)}$. This frequency foldback starts when the voltage on FB pin goes below $V_{FB(foldS)}$, and is complete when V_{FB} reaches $V_{FB(foldE)}$. The maximum on-time duration control is kept during the

frequency foldback mode to provide the natural transformer core anti-saturation protection. The frequency jittering is still active while the oscillator frequency decreases as well. The current setpoint is fixed to 300 mV in the frequency foldback mode if the feedback voltage decreases below the $V_{FB(freeze)}$ level. This feature increases efficiency under the light loads conditions as well.




Figure 56. Frequency Foldback Mode Characteristic




Figure 57. Current Setpoint Dependency on the Feedback Pin Voltage

When the FB voltage reaches $V_{skip(in)}$ while decreasing, skip mode is activated: the driver stops, and the internal consumption of the controller is decreased. While V_{FB} is

below $V_{skip(out)}$, the controller remains in this state; but as soon as V_{FB} crosses the skip out threshold, the DRV pin starts to pulse again.




Figure 58. Skip Mode Timing Diagram

Clamped Driver

The supply voltage for the NCP1244 can be as high as 28 V, but most of the MOSFETs that will be connected to the DRV pin cannot accept more than 20 V on their gate. The driver pin is therefore clamped safely below 16 V. This driver has a typical capability of 500 mA for source current and 800 mA for sink current.

Current-Mode Control With Slope Compensation and Soft-Start

NCP1244 is a current-mode controller, which means that the FB voltage sets the peak current flowing in the inductance and the MOSFET. This is done through a PWM comparator: the current is sensed across a resistor and the

resulting voltage is applied to the CS pin. It is applied to one input of the PWM comparator through a 250 ns LEB block. On the other input the FB voltage divided by 5 sets the threshold: when the voltage ramp reaches this threshold, the output driver is turned off. The maximum value for the current sense is 0.7 V, and it is set by a dedicated comparator.

Each time the controller is starting, i.e. the controller was off and starts – or restarts – when V_{CC} reaches $V_{CC(on)}$, a soft-start is applied: the current sense setpoint is increased by 15 discrete steps from 0 (the minimum level can be higher than 0 because of the LEB and propagation delay) until it reaches V_{ILIM} (after a duration of t_{SSTART}), or until the FB loop imposes a setpoint lower than the one imposed by the soft-start (the two comparators outputs are OR'ed).




Figure 59. Soft-Start Feature

Under some conditions, like a winding short-circuit for instance, not all the energy stored during the *on* time is transferred to the output during the *off* time, even if the on time duration is at its minimum (imposed by the propagation delay of the detector added to the LEB duration). As a result, the current sense voltage keeps on increasing above V_{ILIM} , because the controller is blind during the LEB blanking time. Dangerously high current can grow in the system if nothing is done to stop the controller. That's what the additional comparator, that senses when the current sense voltage on CS pin reaches $V_{CS(stop)} (= 1.5 \times V_{ILIM})$, does: as soon as this comparator toggles, the controller immediately enters the protection mode.

In order to allow the NCP1244 to operate in CCM with a duty cycle above 50%, the fixed slope compensation is internally applied to the current-mode control. The slope appearing on the internal voltage setpoint for the PWM comparator is $-32.5 \text{ mV}/\mu\text{s}$ typical for the 65 kHz version, and $-50 \text{ mV}/\mu\text{s}$ for the 100 kHz version. The slope compensation can be observable as a value of the peak current at CS pin.

The internal slope compensation circuitry uses a sawtooth signal synchronized with the internal oscillator is subtracted from the FB voltage divided by K_{FB} .

NCP1244




Figure 60. Slope Compensation Block Diagram




Figure 61. Slope Compensation Timing Diagram

Internal Overpower Protection

The power delivered by a flyback power supply is proportional to the square of the peak current in discontinuous conduction mode:

$$P_{OUT} = \frac{1}{2} \cdot \eta \cdot L_P \cdot F_{SW} \cdot I_P^2 \quad (\text{eq. 3})$$

Unfortunately, due to the inherent propagation delay of the logic, the actual peak current is higher at high input voltage than at low input voltage, leading to a significant difference in the maximum output power delivered by the power supply.




Figure 62. Needs for Line Compensation For True Overpower Protection

To compensate this and have an accurate overpower protection, an offset proportional to the input voltage is added on the CS signal by turning on an internal current source: by adding an external resistor in series between the sense resistor and the CS pin, a voltage offset is created across it by the current. The compensation can be adjusted by changing the value of the resistor.

But this offset is unwanted to appear when the current sense signal is small, i.e. in light load conditions, where it

would be in the same order of magnitude. Therefore the compensation current is only added when the FB voltage is higher than $V_{FB(OPCE)}$. However, because the HV pin can be connected to an ac voltage, there is needed an additional circuitry to read or at least closely estimate the actual voltage on the bulk capacitor.




Figure 63. Overpower Protection Current Relation to Feedback Voltage




Figure 64. Overpower Protection Current Relation to Peak of Rectified Input Line AC voltage




Figure 65. Block Schematic of Overpower Protection Circuit

A 3 bit A/D converter with the peak detector senses the ac input, and its output is periodically sampled and reset, in order to follow closely the input voltage variations. The sample and reset events are given by the output from the ac line unplug detector. The sensed HV pin voltage peak value is validated when no HV edges from comparator are present after last falling edge during two sample clocks. See Figure 66 for details.

Overcurrent Protection with Fault timer

The overload protection depends only on the current sensing signal, making it able to work with any transformer, even with very poor coupling or high leakage inductance.

When an overcurrent occurs on the output of the power supply, the FB loop asks for more power than the controller can deliver, and the CS setpoint reaches V_{ILIM} . When this event occurs, an internal t_{fault} timer is started: once the timer

times out, DRV pulses are stopped and the controller is either latched off (latched protection, option A) or this latch can be released in autorecovery mode (option B), the controller tries to restart after $t_{autorec}$. Another possibility of the latch release is the V_{CC} power on reset or the ac line unplug event detected via ac detector. Therefore the latch can be released by the end of the 1st X2 discharge event. The timer is reset when the CS setpoint goes back below V_{ILIM} before the timer elapses. The fault timer is also started if the driver signal is reset by the max duty-ratio. The controller also enters the same protection mode if the voltage on the CS pin reaches 1.5 times the maximum internal setpoint $V_{CS(stop)}$ (allows to detect winding short-circuits) or there appears low V_{CC} supply. See Figures 67 and 68 for the timing diagram.

In autorecovery mode if the fault has gone, the supply resumes operation; if not, the system starts a new burst cycle.




Figure 66. Overpower Compensation Timing Diagram

NCP1244

PROTECTION MODES AND THE LATCH MODE RELEASES

| Event | Timer Protection | Next Device Status | Release to Normal Operation Mode |
|---|--|---|--|
| Overcurrent $V_{ILIM} > 0.7\text{ V}$ | Fault timer | Latch | Autorecovery – B version 1 st X2 discharge event $V_{CC} < V_{CC(reset)}$ |
| Winding short $V_{sense} > V_{CS(stop)}$ | Immediate reaction | Latch | Autorecovery – B version 1 st X2 discharge event $V_{CC} < V_{CC(reset)}$ |
| Low supply $V_{CC} < V_{CC(off)}$ | 10 μs timer | Latch | 1 st X2 discharge event $V_{CC} \geq V_{CC(reset)}$ |
| External OTP, OVP | 55 μs (35 μs at 100 kHz) | Latch | 1 st X2 discharge event $V_{CC} < V_{CC(on)}$ |
| High supply $V_{CC} > V_{CC(ovp)}$ | 10 μs timer | Latch | 1 st X2 discharge event $V_{CC} < V_{CC(reset)}$ |
| Internal TSD | 10 μs timer | Device stops, HV start-up current source stops | $(V_{CC} > V_{CC(on)})$ & TSDb |
| Off mode $V_{FB} < V_{OFF}$ | 600 ms timer | Device stops and internal V_{CC} is turned off | $(V_{CC} > V_{CC(on)})$ & $(V_{FB} > V_{ON})$ |

NCP1244




Figure 67. Latched Timer-Based Overcurrent Protection (Option A)

NCP1244




Figure 68. Timer-Based Protection Mode with Autorecovery Release from Latch-off (Option B)

Latch-Off Input




Figure 69. Latch Detection Schematic

The Latch pin is dedicated to the latch-off function: it includes two levels of detection that define a working window, between a high latch and a low latch: within these two thresholds, the controller is allowed to run, but as soon as either the low or the high threshold is crossed, the controller is latched off. The lower threshold is intended to be used with an NTC thermistor, thanks to an internal current source I_{NTC} .

An active clamp prevents the voltage from reaching the high threshold if it is only pulled up by the I_{NTC} current. To reach the high threshold, the pull-up current has to be higher than the pull-down capability of the clamp (typically 1.5 mA at V_{OVP}).

To avoid any false triggering, spikes shorter than 50 μ s (for the high latch and 65 kHz version) or 350 μ s (for the low latch) are blanked and only longer signals can actually latch the controller.

Reset occurs the V_{CC} is cycled down to a reset voltage, which in a real application can only happen if the power supply is unplugged from the ac line.

Upon startup, the internal references take some time before being at their nominal values; so one of the comparators could toggle even if it should not. Therefore the internal logic does not take the latch signal into account before the controller is ready to start: once V_{CC} reaches $V_{CC(on)}$, the latch pin High latch state is taken into account and the DRV switching starts only if it is allowed; whereas the Low latch (typically sensing an over temperature) is taken into account only after the soft-start is finished. In addition, the NTC current is doubled to $I_{NTC(SSSTART)}$ during the soft-start period, to speed up the charging of the Latch pin capacitor. The maximum value of Latch pin capacitor is given by the following formula (The standard start-up condition is considered and the NTC current is neglected):

$$C_{LATCH \max} = \frac{t_{SSTART \min} \cdot I_{NTC(SSSTART) \min}}{V_{clamp0 \min}} = \frac{8.0 \cdot 10^{-3} \cdot 130 \cdot 10^{-6}}{1.0} F = 1.04 \mu F \quad (\text{eq. 4})$$

NCP1244




Figure 70. Latch Timing Diagram

Temperature Shutdown

The NCP1244 includes a temperature shutdown protection with a trip point typically at 150°C and the typical hysteresis of 30°C. When the temperature rises above the high threshold, the controller stops switching instantaneously, and goes to the off mode with extremely

low power consumption. There is kept the V_{CC} supply to keep the TSD information. When the temperature falls below the low threshold, the start-up of the device is enabled again, and a regular start-up sequence takes place. See the status diagrams at the Figures 44 and 45.

ORDERING INFORMATION 5

| Ordering Part No. | Overload Protection | Switching Frequency | Package | Shipping† |
|-------------------|---------------------|---------------------|------------------|--------------------|
| NCP1244AD065R2G | Latched | 65 kHz | SOIC-7 (Pb-Free) | 2500 / Tape & Reel |
| NCP1244BD065R2G | Autorecovery | 65 kHz | SOIC-7 (Pb-Free) | 2500 / Tape & Reel |
| NCP1244AD100R2G | Latched | 100 kHz | SOIC-7 (Pb-Free) | 2500 / Tape & Reel |
| NCP1244BD100R2G | Autorecovery | 100 kHz | SOIC-7 (Pb-Free) | 2500 / Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS


ON Semiconductor®



SCALE 1:1

SOIC-7
CASE 751U-01
ISSUE E

DATE 20 OCT 2009




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B ARE DATUMS AND T IS A DATUM SURFACE.
4. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
5. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

| DIM | MILLIMETERS | | INCHES | |
|-----|-------------|------|-----------|-------|
| | MIN | MAX | MIN | MAX |
| A | 4.80 | 5.00 | 0.189 | 0.197 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 BSC | | 0.050 BSC | |
| H | 0.10 | 0.25 | 0.004 | 0.010 |
| J | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| M | 0° | 8° | 0° | 8° |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |


SOLDERING FOOTPRINT*



SCALE 6:1 (mm/inches)

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM



- XXX = Specific Device Code
- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
- = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present.

STYLES ON PAGE 2

| | | |
|------------------|-------------|--|
| DOCUMENT NUMBER: | 98AON12199D | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION: | 7-LEAD SOIC | PAGE 1 OF 2 |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

SOIC-7
CASE 751U-01
ISSUE E

DATE 20 OCT 2009

STYLE 1:

- PIN 1. EMITTER
- 2. COLLECTOR
- 3. COLLECTOR
- 4. EMITTER
- 5. EMITTER
- 6.
- 7. NOT USED
- 8. EMITTER

STYLE 2:

- PIN 1. COLLECTOR, DIE, #1
- 2. COLLECTOR, #1
- 3. COLLECTOR, #2
- 4. COLLECTOR, #2
- 5. BASE, #2
- 6. EMITTER, #2
- 7. NOT USED
- 8. EMITTER, #1

STYLE 3:

- PIN 1. DRAIN, DIE #1
- 2. DRAIN, #1
- 3. DRAIN, #2
- 4. DRAIN, #2
- 5. GATE, #2
- 6. SOURCE, #2
- 7. NOT USED
- 8. SOURCE, #1

STYLE 4:

- PIN 1. ANODE
- 2. ANODE
- 3. ANODE
- 4. ANODE
- 5. ANODE
- 6. ANODE
- 7. NOT USED
- 8. COMMON CATHODE

STYLE 5:

- PIN 1. DRAIN
- 2. DRAIN
- 3. DRAIN
- 4. DRAIN
- 5.
- 6.
- 7. NOT USED
- 8. SOURCE

STYLE 6:

- PIN 1. SOURCE
- 2. DRAIN
- 3. DRAIN
- 4. SOURCE
- 5. SOURCE
- 6.
- 7. NOT USED
- 8. SOURCE

STYLE 7:

- PIN 1. INPUT
- 2. EXTERNAL BYPASS
- 3. THIRD STAGE SOURCE
- 4. GROUND
- 5. DRAIN
- 6. GATE 3
- 7. NOT USED
- 8. FIRST STAGE Vd

STYLE 8:

- PIN 1. COLLECTOR (DIE 1)
- 2. BASE (DIE 1)
- 3. BASE (DIE 2)
- 4. COLLECTOR (DIE 2)
- 5. COLLECTOR (DIE 2)
- 6. EMITTER (DIE 2)
- 7. NOT USED
- 8. COLLECTOR (DIE 1)

STYLE 9:

- PIN 1. EMITTER (COMMON)
- 2. COLLECTOR (DIE 1)
- 3. COLLECTOR (DIE 2)
- 4. EMITTER (COMMON)
- 5. EMITTER (COMMON)
- 6. BASE (DIE 2)
- 7. NOT USED
- 8. EMITTER (COMMON)

STYLE 10:

- PIN 1. GROUND
- 2. BIAS 1
- 3. OUTPUT
- 4. GROUND
- 5. GROUND
- 6. BIAS 2
- 7. NOT USED
- 8. GROUND

STYLE 11:

- PIN 1. SOURCE (DIE 1)
- 2. GATE (DIE 1)
- 3. SOURCE (DIE 2)
- 4. GATE (DIE 2)
- 5. DRAIN (DIE 2)
- 6. DRAIN (DIE 2)
- 7. NOT USED
- 8. DRAIN (DIE 1)

| | | |
|-------------------------|--------------------|---|
| DOCUMENT NUMBER: | 98AON12199D | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION: | 7-LEAD SOIC | PAGE 2 OF 2 |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales