POWER MANAGEMENT CONTROLLER WITH ENERGY HARVESTING INTERFACE

Description

The EM8500 is an integrated power management solution for low power applications. It is specifically designed for efficient operation with a variety of DC harvesting sources including thermal electric generators (TEG) or photovoltaic (solar) sources in the μW to mW range.

The device is designed to speed-up system start-up time when the main energy storage element (aka Long Term Storage – LTS) is completely discharged or insufficiently charged to supply the application, by using a secondary energy storage element (Short Term Storage - STS).

When using a non-rechargeable primary battery the EM8500's onboard PMU offers a mechanism to extend battery life when assisted by a harvesting element.

The EM8500 incorporates a boost converter able to start with an input voltage as low as 300 mV and an input power of few μW.

In functional mode the EM8500 operates at energy levels from a DC harvesting source as low as 100 mV and 1 μ W. To maximize harvesting efficiency the EM8500 integrates a programmable maximum power point tracking controller.

The EM8500 is capable of working with a variety of energy elements as secondary storage, namely re-chargeable batteries, supercapacitors or conventional capacitors. In all cases the EM8500 maintains its fast start-up capability that depends only on the harvester conditions and the STS capacitor value.

A USB connection to an external power source is available on the EM8500 for fast charge of the long term storage element.

The EM8500 integrates voltage supervisory functions. Minimum and maximum voltages are controlled on the LTS element to prevent damage to the energy storage element. Harvester minimum voltage monitoring allows stopping the DCDC limiting power loss when no energy can be harvested. Output voltages are kept in a safe range for the application.

To perform granular power management of the application, the EM8500 integrates four independent supply outputs and a sleep mode offering the capability to switch off part or all the supplies.

The EM8500 is available in an industry standard QFN24 4x4 package or as a solder bump flip-chip device.

Features

- **Flexible operation with different energy banks**
	- Primary cell battery
- **Secondary cell battery**
- Capacitors (gold-cap, super-cap)
- Ultra-low power DCDC boost converter with very high efficiency
- Operating mode minimum voltage VDD_HRV ≥ 100 mV (typical)
- Operating mode minimum power: $P_{IN} \ge 1\mu W$ (typical)
- Quiescent current: IQ ≤ 125 nA
- Cold-start minimum voltage: $V_{IN} \geq 300$ mV
- Cold-start minimum power: $P_{IN} \geq 3$ µW (typical)
- **Fast start-up on any energy storage**
- Dual energy storage elements
- Power management control
	- Multiple independent supply outputs
	- Sleep mode and wake-up functions
- User programmable under-voltage and over-voltage levels **External components**
- Device configurations are stored in on-chip E²PROM
- Dynamic configuration through a SPI or I²C interface
- Extended power management status
	- **Battery on protection mode**
	- **LTS/STS** connection status
	- **Minimum/Maximum voltage warning**
	- USB connected

Applications

- Energy harvesting equipped platforms
	- Solar charging
	- **Thermo-electrical generator harvesting (TEG)**
- Wearable systems
- **Beacons and wireless sensor networks**
- Industrial and environmental monitoring
- **Battery operated platforms**

Figure 1-1 QFN24 Package

TABLE OF CONTENTS

EM8500

1. PRODUCT DESCRIPTION

The EM8500 is a power management IC with battery charger functions. It manages different energy source elements: a harvester through VDD_HRV, external supply through VDD_USB, a battery or a Long Term Storage (LTS) through VDD_LTS. It generates a local supply on a Short Term Storage (STS), visible through VDD_STS. The EM8500 provides the supply to the application from the energy sources. Surplus energy is stored in a LTS element.

Features and benefits include:

- **Power management controller, extending application battery life:** the EM8500 supplies the external application through the pins VSUP and VAUX[i]. The voltage is delivered directly from VDD_STS or through a regulator. On the VSUP pin a wake-up function allows to automatically re-enable the supply after a given time. For external devices using an I²C serial interface, it is possible to disconnect their ground through the use of the auxiliary ground pins (VAUX_GND). This solution avoids supplying the devices connected to a switched-off output supply through the pull-up of I²C bus. Overall power consumption is reduced by turning off peripheral ICs through the EM8500.
- **Battery charger from harvester source:** EM8500 manages energy harvesting from a low voltage and low power DC source such as single/dual junction solar cells or thermal electrical generator (TEG). The device embeds hardware MPPT (Maximum Power Point Tracking) algorithm to extract maximum energy from the harvester element. The DCDC boost converter is able to start the application from the harvester source. With its dual storage architecture, application start-up is fast and independent of the battery voltage.
- **Battery charger from USB source :** Fast charging is supported through a USB compatible supply input on the EM8500 (system start-up and battery charging to maximum voltage with configurable speed).
- **Voltage and current supervisor:** The EM8500 includes supervisory functions to detect harvester energy levels detecting (visible through the HRV_LOW pin) – and to monitor low battery voltage levels (visible through the BAT_LOW pin). The EM8500 protects the battery against over voltage conditions and automatically stops charging when a configurable threshold level is reached.
- **Configuration with E²PROM, no additional external components:** The mode and functional configuration of the EM8500 is controlled by the host MCU through a SPI or an I²C interface. Voltage supervision thresholds are set by registers. Configuration parameters are held in on-chip non-volatile memory (E²PROM). The EM8500 default configuration parameter values can be modified by the user.

1.1. OPERATING MODES

The EM8500 operates in three main modes:

- 1) Normal mode (STS and LTS Connected)
	- V_{LTS} is inside battery operating range.
	- LTS is connected to STS.
	- The system can be configured to disconnect VAUX or/and VAUX GND pins.
- 2) LTS protection mode (STS and LTS disconnected)
	- EM8500 enters this mode when V_{LTS} drops below minimum battery operation (v_bat_min_lo).
	- BAT LOW pin is set to '1'.
	- LTS and STS are disconnected to protect LTS against under voltage condition.
	- VSUP and VAUX are maintained through the DCDC converter only.
- 3) Sleep mode
	- VSUP is not supplied no communication on SPI/I²C interface.
	- VSUP can be re-activated by WAKE_UP pin or internal timer.

1.2. VOLTAGE NAMING CONVENTIONS

To describe the operation of this product, the following set of voltage naming conventions is adopted throughout this document [, Table 1-1:](#page-3-3)

Table 1-1 Voltage Naming Conventions

1.3. BLOCK DIAGRAM

Figure 1-1 EM8500 Block Diagram

EM8500

1.4. FUNCTIONAL DESCRIPTION

The following paragraphs describe the behavior of VSTS, VLTS and VSUP for a series of typical use cases; (VAUX supplies have the same behavior as VSUP).

1.4.1. COLD-START ON HARVESTER

This use case outlines a start-up on harvester voltage, with all storage elements discharged or in protection mode.

Figure 1-2 Start-up and energy storage sequence when LTS is lower than the cold-start voltage

- 1. The DCDC starts transferring energy from HRV to STS
2. When $V_{\rm STS}$ is higher than $V_{\rm cs, hi}$, the cold start sequence
- When V_{STS} is higher than V_{cs}_{hi}, the cold start sequences ends, the device boots and the DCDC is switched to main charging mode with MPPT tracking.
- 3. When V_{STS} rises above **v_bat_min_hi**, VSUP is connected to STS supplying the application 4. When V_{STS} reaches the maximum application voltage level **v_apl_max_lo**, the DCDC transfe
- When V_{STS} reaches the maximum application voltage level **v_apl_max_lo**, the DCDC transfers energy into LTS. The application is supplied by the C_{STS} only.
- 5. When V_{STS} drops to the minimum pre-defined charge value **v** bat min hi, the DCDC transfers energy back into STS
- 6. The system remains in states 4 & 5 until V_{LTS} is higher than the minimum battery voltage required to supply the external application **v_bat_min_hi**. Then LTS is connected to STS and both storage elements are charged in parallel. The output BAT_LOW is set to '0'.

1.4.2. START-UP ON LONG TERM STORAGE (LTS)

This case emulates plugging in a partially charges battery with energy form harvester available. The EM8500 starts on LTS voltage, then transfer energy form the harvester to the battery.

Figure 1-3 Start-up and energy bank sequence when LTS is above the minimum battery level

- 1. LTS and STS are connected together, V_{STS} quickly reaches V_{LTS} .
2. As V_{STS} reaches V_{cs} hi, the system boots and then VSUP is conne
- 2. As V_{STS} reaches V_{cs_hi}, the system boots and then VSUP is connected to STS (which is also connected to LTS).
3. After V_{SUP} reaches V_{UTS} and V_{STS} level, the system reaches the same state as the one described i
- 3. After V_{SUP} reaches V_{LTS} and V_{STS} level, the system reaches the same state as the one described in state 6 of §1.4.1
- 4. When V_{LTS} (and therefore also V_{STS}) reaches the maximum voltage of the application, VSUP is regulated to **v_ulp_ldo**.
- 5. When V_{LTS} and V_{STS} reach v **bat max hi** the DCDC stops to protect the battery against over voltage 6. When V_{LTS} and V_{STS} drop to v bat max to the DCDC starts again to charge STS and LTS.
- 6. When V_{LTS} and V_{STS} drop to $\bf{v_bat_max_lo}$ the DCDC starts again to charge STS and LTS.
7. The system remains in states 5 & 6 to maintain the battery voltage between **v** bat max hi
- 7. The system remains in states 5 & 6 to maintain the battery voltage between **v_bat_max_hi** and **v_bat_max_lo.**

When a battery charged above the maximum application voltage is connected, the system reacts as above except for VSUP which is regulated from the start due to the too high V_{STS}/V_{LTS} level.

1.4.3. SYSTEM SHUT-DOWN

The EM8500 informs the application when the available energy drops below a minimum level required for operation. After the first warning (through the VBAT_LOW pad), the device initiates an application shut-down sequence to protect the battery.

The first example scenario shows an application drawing more current than the harvester is able to supply. The application is stopped (phase 3). Once re-started, it keeps a low current consumption profile allowing the charging of the LTS energy storage.

Figure 1-4 Application shut-down with a working harvester

The second example describes the application shut-down sequence when no energy can be harvested from the harvester cell.

2. HANDLING PROCEDURES

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the voltage range. Unused inputs must always be tied to a defined logic voltage level.

3. PIN DESCRIPTION

Table 3-1 Pin-out description

The digital pads are all supplied by VSUP, with the exception of the WAKE_UP pad whose trigger levels are independent of the supply voltages. When VSUP is disabled these pads are floating therefore the communication interface is off. All digital pads are active HIGH.

4. ELECTRICAL SPECIFICATIONS

4.1. ABSOLUTE MAXIMUM RATINGS

Table 4-1 Absolute maximum ratings

Stresses above these listed maximum ratings may cause permanent damages to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Warning: The device is not functional when exposed to light. When a non-packaged version is used, it is mandatory to protect the device from light (e.g. glob-top, non-transparent package, metal shield on the PCB …)

4.2. OPERATING CONDITIONS

(1) Cold-start has been completed
(2) When using a super-capacitor When using a super-capacitor

Table 4-2 Operating Conditions

4.3. ELECTRICAL CHARACTERISTICS

Unless otherwise specified: $T_{A} = -40$ to $+85^{\circ}$ C for min max specifications and $T_{A} = 25^{\circ}$ C for typical specifications.

(1) The **v_bat_min**, **v_bat_max**, **v_apl_min** with their hysteresis can be set according to the supervising levels. E.g. for **v_bat_max**, both **v_bat_max_lo** and **v_bat_max_hi** will have to be set accordingly.
(2) Refers to ^PC specification 2.1 (January 2000)

(3) When reg_ext_cfg.sdi_slope_ctrl = '1'

Table 4-3 Electrical Specifications

4.4.1. SPI INTERFACE

Figure 4-1 4-wire SPI Timing Diagram

4.4.2. I2C INTERFACE

Figure 4-2 I²C Timing Diagram

5. PRODUCT CONFIGURATION

The EM8500 is an autonomous power management system able to manage power domains, power sources and storage elements.

At start-up the device enters a boot sequence. It controls the state of both energy storage elements, and sets the default configuration parameters of the device by retrieving the corresponding values from the on-chip E²PROM.

Upon completion of the boot sequence the system enters the supervising and harvester controller state ("normal mode"). It is now possible to modify configuration parameters through the serial interface to change the behavior of the device. When updating the device configuration through the serial interface it is recommended to write the complete set of EM8500 configuration parameters in a single transaction (see [§6\)](#page-21-3).

EM8500 is able to operate autonomously by using default configuration values from the on-chip E²PROM.

5.1. STATUS INFORMATION

EM8500 provides status feed-back as follows.

- To allow fast system response the pins HRV_LOW and BAT_LOW directly indicate the status of the harvester cell and the battery to the host MCU.
- Additional status information is provided through register *reg_status*. During an SPI transaction the *reg_status* value sent as the first byte (along with the indication from the MCU of the address to be accessed). In case of an I2C transaction the *reg_status* register has to be polled explicitly.

Table 5-1 Status Register (0x22)

EM8500 offers great flexibility in being configured for different system applications and use cases. The following chapters provide detailed descriptions of all configuration parameters and registers available to the user.

5.2. SUPERVISING AND HARVESTER CONTROLLER BEHAVIOUR

5.2.1. STORAGE ELEMENT

Storage element voltage and state are available through the *reg_vld_status* register.

Table 5-2 Voltage Status Register (0x23)

Operation of the two energy banks (LTS and STS) is performed through three key voltage threshold levels.

- Minimum battery level voltage **v_bat_min** (reg_v_bat_min_hi_con or *reg_v_bat_min_hi_dis* and *reg_v_bat_min_lo*)
	- Maximum battery level voltage **v_bat_max** (*reg_v_bat_max_hi* and *reg_v_bat_max_lo*)
	- Maximum application level voltage **v_apl_max** (*reg_ v_apl_max_hi* and *reg_v_apl_max_lo*)

The three levels include a hysteresis to avoid instability of the controller. The hysteresis values have to be carefully chosen according to the application and have to fulfill the following conditions:

- v_bat_min_hi_dis > v_bat_min_hi_con > v_bat_min_lo
- v apl_max_hi > v apl_max_lo
- v bat max $hi > v$ bat max lo

If v_apl_max ≥ v_bat_max the application maximum level is considered to be the maximum battery level.

Supervising of the minimum battery level is performed through two registers for its highest control level (v_bat_min_hi). When the two battery banks are not connected **v_bat_min_hi_dis** is used to inform the system when it has to charge STS again (see phase 4 to 5 in [Figure 1-2](#page-5-2) on pag[e 6\)](#page-5-2). When LTS and STS are connected together **v** bat min hi con is used as supervising level.

The minimum value allowed for the **v** bat min hi dis register is 0x15 corresponding to typically 1.47 V. For any value lower than this minimum the system may shut-down without notification through the BAT_LOW pin.

All voltage levels with prefix "*v_"* **are configured by register according to the following equation:**

v_*<voltage name>* = Vlvl * (reg_*<voltage name>*+1)

Supervisory status of the battery is also visible through the pin BAT_LOW. When the V_{LTS} is below **v_bat_min_hi** for two consecutive measurements, BAT_LOW is asserted (set to VSUP level). When two measurements show that V_{LTS} is above **v_bat_min_hi**, BAT_LOW is deasserted (set to VSS). The only exception is during the boot phase where the BAT_LOW signal is asserted after the first measurement of VLTS.

The EM8500 protects the battery when its voltage is too low. This corresponding threshold level can be set through the **v_bat_min_lo** register. When V_{LTS} is falling below this value the EM8500 operates only on the harvester.

5.2.2. HARVESTER POWER SUPERVISORY FUNCTIONS

The EM8500 monitors harvester power to disable DCDC operation when no energy is available.

Two mechanisms for harvester monitoring are available (selectable trough *reg_v_hrv_min.hrv_check_vld*) through the same Voltage Level Detector used for the supervision of LTS and STS or through a specific dedicated engine.

- **Voltage detection (used for TEG harvester type):** the threshold level of supervision can be set on the *reg_v_hrv_cfg.v_hrv_min* register. There is no hysteresis on this threshold.
- **Current detection (used for solar harvester type):** The device is sensing the current at the voltage V_{hrv_scv} delivered by the harvester. The current threshold of detection is set through the *reg_hrv_check_lvl.hrv_check_lvl* register to transition from running state to DCDC disable. To return to the running state, the EM8500 detection is done with a different principle. The current measurement is done by connecting a resistance on VDD_HRV and sense voltage on this pin using **v_hrv_min** voltage level.

Resistances and currents are defined in *reg_hrv_check_lvl.hrv_check_lvl*:

Table 5-3 HRV Current Detection Levels

Configuration example:

reg_hrv_check_lvl =0x00; *reg_v_hrv_cfg* = 0x00

The system indicates HRV_LOW ='1' from 1μA at V_{hrv_scv} (70mV) and remains off until V_M is reached with 35 kΩ load on VDD_HRV (2 μ A at V_{IvI}). A hysteresis of 1 μ A is applied.

Table 5-4 Minimum HRV voltage (0x04)

EM8500

Table 5-5 Minimum HRV short-cut current (0x05)

When LTS and STS are not connected internally (in "primary cell mode" or in "battery protection mode") the DCDC booster is able to deliver up to around 1mW maximum to the application. This value depends on input (VDD_HRV) and output (VDD_STS) voltages.

5.2.3. TIMING CONFIGURATION

In addition to voltage level supervision, the user can select independent values for the frequency of supervision on LTS, STS and the harvester. The frequency influences the overall EM8500 power consumption and therefore its efficiency.

The STS and LTS measurement periods are set through the registers *reg_t_sts_period* and *reg_t_lts_period*. The monitoring of the harvester however requires stopping the DCDC pumping process for a short time to measure the open voltage (in case the VLD is used) or the short-cut current (in case the current level detector is used). The duration of the DCDC disable period is configured through the *reg_t_hrv_meas* register, whereas the measurement period is configured through the *reg_t_hrv_period* register.

Figure 5-1 DCDC Regulation Timings

Table 5-6 Timing Configuration

When entering in "HRV low mode" the monitoring on LTS and the harvester remains active, however the monitoring frequency can be adapted to this situation where the system cannot take energy anymore from the harvester source. The measurement period is then set in parameter t hrv low period. In this mode STS is not fed by the harvester anymore. If STS and LTS are not connected internally, STS will collapse. No monitoring is performed on STS.

When the harvester is monitored (reg_v_hrv_cfg.hrv_check_vld) based on the voltage measurement, the sampling value is set at the same frequency as the harvester voltage check. However, if the current level detector is used, the measurement of the current is done alternatively with the MPPT target setting, dividing by 2 the effective frequency of measurement and setting. For example if T_{hrv} period is set to 4 s, the period for checking the harvester voltage is 8 s, as well as the one for the MPPT target setting, and the harvester current checking is done 4 s after the MPPT target setting.

5.2.4. MAXIMUM POWER POINT TRACKING

To efficiently cope with different DC sources EM8500 offers a configurable MPPT controller. The MPPT target ratio for the DCDC boost converter can be set between 50% (suitable for TEG sources) and 88% (80% being a standard value for solar cells). The ratio is programmed in register *reg_mppt_ratio*.

Table 5-7 MPPT Ratio Selection Register (0x12)

5.3. POWER MANAGEMENT FUNCTIONS

The EM8500 controls four independent power supply outputs.

The VSUP power supply output is connected to STS when STS level is within the application voltage range ([**v_bat_min**:**v_apl_max**]) or to an LDO (when above **v_apl_max**) to regulate the output to a given value.

The three auxiliary supply outputs VAUX [0:2], are user configurable between STS and the internal LDO. It is possible to force the use of the LDO even though the STS voltage level is compatible with the application supply requirements.

During the boot phase – which corresponds to the set-up of the device – all the power supply outputs are floating. Once the set-up of the registers is completed the supply output values are determined by configuration registers *reg_ldo_cfg.vsup_tied_low* and *reg_vaux_cfg.vaux[x]_cfg*.

The main application power supply (VSUP) is intended to be connected to the application controller. When connected to the LDO its maximum power is limited as LDO is optimized for low consumption. The VSUP supply output is controlled by the *reg_ldo_cfg* register. The value of the LDO is configurable through *reg_ldo_cfg.v_ulp_ldo*. The LDO enable can be forced with *reg_ldo_cfg.frc_ulp_ldo*. In "sleep state", VSUP can be grounded (*reg_ldo_cfg.vsup_tied_low* = '1') or floating (*reg_ldo_cfg.vsup_tied_low* = '1') (see [§5.4\)](#page-17-0).

The individual configurability of the three auxiliary supply outputs allows the creation of different power domains for the external application. The auxiliary outputs are split into the supply and ground pins where all six outputs can be switched on/off independently. The behavior of the VAUX pins is controlled through the *reg_vaux_cfg* register. *reg_vaux_cfg*.v_aux_*ldo* controls the level of the single LDO connected to the three auxiliary supplies.

When switched on (*reg_pwr_mgt.vaux[i]_en* = '1') the auxiliary supply output is controlled by *reg_vaux_cfg.vaux[i]_cfg.*

Four possible settings are available to the user:

- 1) Force the connection to STS
- 2) Force the connection to the LDO
3) I lse the automatic configuration
- Use the automatic configuration permitting the auxiliary output to float when STS drops below **v** bat min
- 4) Use the automatic configuration grounding the auxiliary output when STS drops below **v_bat_min**

The automatic configuration of the auxiliary supplies is ensures that the auxiliary output voltage is kept within the application voltage range by auto-connecting the supply output to the LDO when STS voltage is exceeding the **v_apl_max** value.

When the power supply output is switched off (*reg_pwr_mgt.vaux[i]_en* = '0'), its configuration is also controlled by the *reg_pwr_mgt.vaux[i]_cfg* register. The output is grounded if *reg_pwr_mgt.vaux[i]_cfg* is set to 3 (b11), otherwise it is kept floating.

When the LDO is used on VSUP or VAUX pins, changing the LDO settings does not generate over or under shoots on the output power supply terminals.

EM8500 offers the possibility to control the ground pin as part of the application, by connecting it to the ground of the EM8500 or letting it float. It is of particular interest when involving applications that are using I²C communication through the pulls of the I²C lines. The configuration of the VAUX_GND pins is controlled through the *reg_pwr_mgt.vaux_gnd[i] en* register.

EM8500

Table 5-8 VSUP output supply and LDOs configuration register (0x0E)

Table 5-9 "HRV low" mode power switch configuration register (0x0F)

EM8500

Table 5-11 Auxiliary ground pins configuration register (0x11)

Table 5-12 Power switch enable register (0x19)

5.4. PRIMARY CELL CONFIGURATION

The EM8500 supports supplying an application through a combination of a primary cell and a harvesting element by setting *reg_lts_cfg.prim_cell* to '1'.

In this case the application is mainly supplied by STS. LTS is automatically connected to STS as soon as the harvesting element is not providing enough energy to supply the application. LTS is disconnected from STS as soon as the harvester provides enough energy to the system again.

LTS and STS are connected automatically when HRV_LOW is asserted, or if after a measurement of $V_{\rm STS}$ below v bat min_hi_dis, a successive measurement (1 ms later) on STS confirms that the level is still below **v_bat_min_hi_dis**. The connection remains for two periods of HRV measurements.

If the battery level is below **v_bat_min_lo** STS and LTS are kept disconnected to avoid damaging the battery cell.

The checks on the harvester and STS are done with the same frequencies as shown in [§5.2.1.](#page-12-1)

It is possible to force the connection between STS and LTS, preventing the use of the DCDC converter to harvest energy from the harvester cell – *reg_lts_cfg.prim_cell_connect* = '1'. This is particularly useful to perform high energy tasks.

When the device is in LTS protect mode (*reg.status.lts_protect = '1'*) forcing the primary cell connection has no effect. The system continues to be supplied by the harvester. Forcing a connection leads to the collapse of the supply as the battery is too low.

By permanently connecting STS and LTS it is also possible to use only a primary cell (without harvester) and taking advantage of the EM8500 power management features to control the 4 power supply domains and their automated nodes.

Table 5-13 LTS configuration register (0x06)

When the primary cell mode is selected the lux-meter function can only be used when both LTS and STS are forced to be connected together – *reg_lts_cfg.prim_cell_connect* = '1'.

5.5. SLEEP MODE AND WAKE-UP FUNCTIONS

In addition to the direct control of the power supply outputs the EM8500 supports stopping supplying the application (switching off VSUP) for a given time interval to allow very low consumption modes. When enabled, the auxiliary supplies are kept in the same state as before entering in the "sleep state". The "sleep state" is not a functional mode of the power management unit, as the device is still working according to the configuration parameters set and is only acting on the state of the VSUP supply output.

The "sleep state" can also be interrupted (VSUP is connected again on STS or on the LDO according to the settings of the VSUP power switch se[e Table 5-8\)](#page-16-0) by setting the WAKE_UP pin to a level above V_{ih} _{wk}.

During "sleep state" the serial interface is disabled.

To avoid false wake-up detection, a debouncing logic is connected to the WAKE_UP pin. The debouncer function is enabled by default (factory default value on E²PROM), and can be disabled by setting the *reg_ext_cfg. wake_up_deb_en* to '0'. The wake-up is sensitive to the edge configured in *reg_ext_cfg.wake_up_edge_cfg*. It is not permitted to set *reg_ext_cfg.wake_up_edge_cfg* = "00".

Register name: reg ext cfg			Address: 0x13	Default value mapped in E ² PROM	
Bits	Bit name	Type	Description		
$\overline{7}$	sda slopectrl	RW	MOSI SDA pad slope control '0' for standard and fast I2C mode, and high speed mode if $VSUP \le 1.8V$ '1' for high speed mode if VSUP > 1.8V \bullet		
6	wake up deb en	RW	When at '1' the wake-up debouncer is enabled		
5:4	wake up edge cfg	RW	"00" (0x0): Forbidden "01" (0x1): wake-up on falling edge "10" (0x2): wake-up on rising edge "11" (0x3): wake-up on both edge		
3	usb frc hrv low hiz	RW			
\overline{c}	usb frc bat low hiz	RW			
1:0	usb crt src sel	RW			

Table 5-14 Wake-up terminal configuration register (0x13)

The "sleep state" duration is controlled through a 24-bit counter (*reg_t_sleep_vsup*[23:0]). VSUP supply can be interrupted for up to 4 hours, with a granularity of 1 ms.

t_sleep_vsup = *reg_t_sleep_vsup[23:0]*/1000 seconds

When VSUP is in "sleep state" it is possible to ground VSUP to create a known voltage level on the main controller supply, by setting *reg_ldo_cfg.vsup_tied_low* to '1' (see [above](#page-16-0) in page [17\)](#page-16-0).

The VSUP "sleep state" is enabled by setting *reg_pwr_mgt.sleep_vsup* **to '1' (see [Table 5-12](#page-17-1) bit 0).**

Table 5-15 VSUP "sleep state" counter time-out Least significant byte (0x14)

Table 5-16 VSUP "sleep state" counter time-out middle significant byte (0x15)

Table 5-17 VSUP "sleep state" counter time-out Most significant byte (0x16)

5.6. LUX-METER

The device contains this specific element to determine ranges of current supplied by the harvesting element.

The lux-meter is able to run in three modes:

- Fully automatic mode
- Automatic range selection
- Fully manual mode

In fully automatic mode (selected by writing '1' in *reg_lux_meter_cfg.lux_meter_auto_meas*) the device determines the value range for the current flowing in from the harvesting element. The result is available in the reg_lux_meter_result.lux_meter_result register field. The *reg_lux_meter_result.lux_meter_busy* bit indicates that the measurement is still ongoing and that the result is not available yet.

In automatic range selection mode (selected by writing '1' in *reg_lux_meter_cfg.lux_meter_auto_rng)* the EM8500 automatically determines the optimal range, and measures the voltage at VDD_HRV for maximum precision. The *reg_lux_meter_result.lux_meter_busy* bit indicates that the range search is complete. In this mode lux-meter continues to operate until user disabled by writing '0' into the *reg_lux_meter_cfg.lux_meter_auto_rng*.

The full manual mode allows the user to select the range. The mode is selected by writing on the bit *reg_lux_meter_cfg.lux_meter_manu* – '1' to activate the mode, and '0' to deactivate it. The selection of the range is done through the *reg_lux_meter_cfg.lux_meter_rng* field.

In case a lux-meter action is requested with LTS and STS disconnected, V_{LTS} < v_bat_min_lo or – in primary cell mode – when *reg_lts_cfg*.*prim_cell_connect* = '0' the action is disregarded and the result – in automatic mode – is invalid.

Table 5-18 Lux Meter Configuration Register (0x1C)

Register name: reg_lux_meter_result				Address: 0x1D	
Bits	Bit name	Type	Reset	Description	
7:5 4	lux meter busy	R _O	'000' $\mathbf{0}$	Reserved Indicates that the lux-meter is still searching for best range	
3:0	lux meter result	RO	0x0	Lux-meter range status (result in automatic measurement mode) "0000" (0x0) below 2 µA \bullet from 2 μ A to 4 μ A "0001" (0x1) \bullet from $4 \mu A$ to $8 \mu A$ "0010" (0x2) \bullet "0011" (0x3) from $8 \mu A$ to $15 \mu A$ \bullet from 15 μ A to 30 μ A "0100" (0x4) \bullet "0101" (0x5) from 30 μ A to 60 μ A \bullet "0110" (0x6) from 60 μ A to 120 μ A \bullet from 120 μ A to 0.25 mA "0111" (0x7) \bullet from 0.25 mA to 0.5 mA "1000" (0x8) \bullet "1001" (0x9) from 0.5 mA to 1 mA \bullet "1010" (0xA) from 1 mA to 1.8 mA \bullet "1011" (0xB) from 1.8 mA to 3.2 mA \bullet "1100" (0xC) from 3.2 mA to 6 mA \bullet "1101" (0xD) from 6 mA to 11 mA \bullet "1110" (0xE) from 11 mA to 17 mA \bullet "1111" (0xF) above 17 mA \bullet	

Table 5-19 Lux-meter Result Register (0x1D)

5.7. USB CHARGING

The EM8500 is equipped with a USB power line input to supply the device and to charge has the energy bank elements.

When a voltage above Vusb_min is detected, a regulator between VDD_USB and VDD_STS is enabled. The regulated voltage is VusB_REG. In addition to the regulator, a current source is activated between VDD_USB and VDD_LTS. This function is controlled by the *reg_ext_cfg* register. Four user selected level of charge current delivered to LTS are available (*reg_ext_cfg.usb_crt_src_sel*).

When VDD_USB is connected, pins HRV_LOW and BAT_LOW can be brought into HiZ state.

Table 5-20 USB Configuration Register (0x13)

Warning: *When VDD_LTS is to be disconnected from its load, the USB current injected into LTS must be set to 0 mA, otherwise the device could be damaged.*

5.8. MISCELLANEOUS FUNCTIONS

This chapter describes additional control functions related to the regulation loop.

5.8.1. SOFT RESET FUNCTION

The soft reset function restarts the EM8500 from its boot sequence. The behavior of the EM8500 is the same as in a normal boot sequence. A soft reset is generated by setting the register *reg_soft_res_word* to 0xAB. This register is enabled only if *reg_protect_key* is set to 0xE2. If the value of the *reg_protect_key* is different from 0xE2, the register *reg_soft_res_word* is set to 0x00.

The *reg_protect_key* register is reset by the soft reset. Creating a new soft sequence requires preloading the *reg_protect_key* again.

Table 5-21 Soft reset register (0x1A)

Table 5-22 Protected registers key (0x1B)

5.8.2. REGISTER PROTECTION

The EM8500 functionality is determined by the content of the configuration registers (like the supervising levels or periods). The registers are always accessible in read mode. Some registers are write protected against unwanted write operations.

The registers ranging is address space from 0x00 to 0x18 are write protected. Writing into these registers is enabled after setting *reg_protect_key* to 0x4B.

Note: The *reg_protect_key* is reset at the end of the communication transaction (see [§6](#page-21-3) on page [22\)](#page-21-3). It is necessary to set it on the same communication transaction – on SPI keeping CS to '1' or on I²C before putting a I²C stop.

Write access to the on-chip E²PROM is controlled by the same mechanism. Prior to a write operation into the E²PROM *reg_protect_key* must be set to 0xA5.

5.8.3. LTS PROTECTION DISABLE

By default the EM8500's monitors voltage levels, namely lower voltage limit, to prevent damage to the LTS energy storage element.

This protection can be disabled by setting register *reg_lts_cfg.no_bat_protect* leaving the system connected to LTS even when the voltage level drops below **v_bat_min**. Disabling protection might be suitable for systems using super-caps or solid-state battery storage elements.

When LTS protection is active the EM8500 tries to start-up from LTS only once, if after booting it still detects that V_{LTS} < v _bat_min it enables the protection and never try to restart from LTS. The system will then re-start as from a standard cold-start.

5.8.4. DCDC OFF FORCING

It is possible to stop the regulation loop by explicitly forcing the DCDC to stop its pumping operation. To stop the DCDC it is necessary to set the bit *reg_pwr_mgt.frc_prim_dcdc_dis* to '1' (se[e Table 5-12\)](#page-17-1). De-asserting this bit (write it to '0') will re-enable the DCDC to its normal operation.

6. SERIAL INTERFACE

The EM8500 offers SPI and I²C serial interfaces selected by the CS pin. (see [§6.2.1\)](#page-23-0).

The configuration/function of the EM8500 is updated only after the end of a communication transaction. An SPI transaction is defined by all the bytes sent and received when the pad CS is kept to '1'. An I²C transaction is defined by all the data sent or received between a start and a stop I ²C patterns.

Data synchronization between the communication interface and the internal part of the device is done at the end of a supervising loop. New information is active two milliseconds after the end of the transaction. All write transactions sent before the end of this synchronization interval are ignored. It is recommended to perform the device configuration in one transaction. Read transactions are allowed at any time.

6.1. I2C INTERFACE

The I²C slave interface is compatible with Philips I²C Specification version 2.1 (see specific timings on electrical specifications chapter). All modes (standard, fast, high speed) are supported. MOSI_SDA and SCL pins are not strictly open-drain (they represent diodes to VSUP).

The 7-bit device address is defined in the E²PROM (at address 0x58). This address is copied at boot into the *reg spi_i2c_cfg.ic2_addr* register field.

The I²C bus uses the 2 wires SCL (Serial Clock) and MOSI_SDA. CS has to be connected to VSS. MOSI_SDA is bi-directional with open drain to VSS: it must be externally connected to VSUP via a pull up resistor.

The I2C interface supports single and multiple read and write transactions.

In the following figures, "S" indicates the I²C transaction start, "P" indicates the I²C transaction stop.

The multi-read and multi write transactions are described in the following figures.

EM8500

Figure 6-1: I2C write (multiple transactions)

To access registers in read mode, first address should first be send in write mode. Then a stop and a start conditions must be generated and data bytes are transferred with automatic address increment:

Figure 6-2: I2C read (multiple transactions)

In the case of a read transaction, it is possible to avoid stopping and starting again a new transaction by following the register address with a repeated start.

6.2. SPI INTERFACE

The SPI interface is a standard Serial to Peripheral Interface. It is compatible with two of the four standard transmission modes. The automatic selection between the two modes ([CPOL='0' and CPHA='0'] and [CPOL='1' and CPHA='1']) is determined by the value of SCL after the CS rising edge.

The SPI interface can be used in 4-wire or 3-wire. The 3-wire is selected by setting the register *reg_spi_i2c_cfg.spi_3w_en* to '1'. The pin MOSI is used as a data pin in 3-wire mode.

The SPI interface is a byte-oriented transmission interface. The first byte sent is contains the address of the register and access type of the transmission – on the first transmitted bit (reads register – '1' – or writes register – '0'). The following bytes contain register values. On read access the address read is incremented for each additional byte until the address 0x7F. When reaching this address, the devices internal address counter wraps to 0x00 and starts to read again from this address.

In case of a write transaction the protocol is based on an interleaved scheme of address and data. The first byte contains a 7-bit address and the write command (First sent bit of the first byte equal to '0'). The second byte contains data to be written to this address.

It is important to note that it is possible to send a set of write commands, followed by a multi read transaction within the same SPI transaction. Once in read mode, write accesses are not possible anymore in the same SPI transaction.

The following example shows a write of some registers followed by a check of the data.

Figure 6-3 SPI transaction scheme CPOL=1, CPHA=1

EM8500

Figure 6-5 Multi register access transaction

Along with the address information the SPI interface sends the status register (*reg_status* – address 0x22) as the first response byte. In the case of the 3-wire mode the protocol is identical to the I²C interface, and doesn't allow having the status byte when sending the address to the device.

Interface signals are the following:

- > CS chip select, active high
> SCL clock
-
- SCL clock
MOSI_SDA data > MOSI_SDA data input; data input/output in 3-wire mode
- > MISO data output; Hi-Z level in 3-wire mode

6.2.1. INTERFACE SELECTION

The interface selection process is done through the use of the CS pin.

At reset (at the end of the boot sequence) the default interface selection is I²C. The SPI selection is done by asserting the CS pin. After CS assertion the SPI interface is selected until the device is shut-down $(V_{STS}$ below V_{cs_lo} .

If the CS pin is continuously asserted (through a hard connection to VSUP) the SPI interface is permanently selected. I²C is not available in this case.

Table 6-1 SPI/I2C configuration register (0x18)

6.3. E2PROM

6.3.1. ACCESSING THE E2PROM

The on-chip E²PROM contains the default working parameters of the device. The E²PROM address space is mapped into the EM8500 register map from address 0x40 (E²PROM address 0) to 0x7F ((E²PROM address 63). Some addresses are reserved (0x76 to 0x7F) and are accessible in read-only mode by the user; some contains the defaults values – as described on [§8.](#page-27-0) All other addresses can be freely used.

The user can write on the E²PROM at any time. Note that no protection is built in to prevent incomplete write transaction caused by a lack of energy (STS too low). The user must ensure that the EM8500 is able to properly finish a write transaction.

Read and write accesses are performed through the serial interface. In difference to standard registers (addresses 0x00 to 0x3F), an E²PROM access requires a dead time. A read access needs a dead time between read address and the data. A write access requires a dead time after having sent the write data.

Figure 6-6 SPI transaction for reading the E²PROM (CPOL=1)

Figure 6-7 SPI transaction for reading the E²PROM (CPOL=0)

Table 6-2 SPI multiple E²PROM read transactions

Figure 6-8 Two consecutive single E²PROM write SPI transactions

Figure 6-9 SPI multi-byte transaction for writing the E²PROM

When the I²C serial interface is used only single action per transaction is allowed when accessing the E²PROM. As for an SPI transaction a dead time are necessary. Prior to a write transaction into the E²PROM it is necessary to set the *reg_protection_key* register to 0xA5.

For a write transaction, no other I²C transaction into the E²PROM address area is allowed for $T_{wr_{ee}}$ after the end of the write transaction. A transaction inside this time window is ignored by the device.

In the following diagram responses from EM8500 are shown in red, data from the I²C master in black.

The following abbreviations are used:

Figure 6-11 I²C transaction for reading the E²PROM

Tee_rd

Figure 7-3 Charger Efficiency vs Input Voltage (I_{IN} = 100μA) Figure 7-4 Charger Efficiency vs Input Current (V_{IN} = 0.5V)

Figure 7-1 Charger Efficiency vs Input Voltage (I_{IN} = 10µA) Figure 7-2 Charger Efficiency vs Input Current (V_{IN} = 1.5V)

8. REGISTER MAP

Table 8-1 Register summary with default value defined in E2PROM

Table 8-2 Register summary – No E²PROM default values

eg_protect

soft. reg-

Register

_eg

reg_status

eg_status

stal blv_ge

Table 8-3 E2PROM default values memory mapping

9. TYPICAL APPLICATIONS

9.1. SAMPLE SCHEMATICS

9.1.1. SOLAR CELL ASSISTED SYSTEM

Figure 9-1 Example of Application with a Solar Cell Harvester

Table 9-1 Component list for solar cell application

9.1.2. TERMO-ELECTRICAL GENERATOR (TEG) ASSISTED SYSTEM

Figure 9-2 Example of Application with a Thermo-electrical Generator (TEG) Harvester

Component	Symbol	Value				
Booster inductor		47uH				
Harvester capacitor	C_{HRV}	$4.7\mu F$				
STS capacitor	C _{STS}	47uF				
Regulator capacitor	C _{REG}	470 nF				
Main supply output capacitor	$\mathsf{C}_{\texttt{SUP}}$	1 µF				
Auxiliary (0) supply output capacitor	C_{AUX0}	1 µF				
Auxiliary (2) supply output capacitor	C_{AUX2}	-uF				
Table 0-2 Component liet for TEC application						

Table 9-2 Component list for TEG application

9.2. INDUCTOR SELECTION

The boost DCDC converter requires a properly selected inductor to obtain highest efficiency. Apart from the typical value of the inductor (47 µH ± 20%), coil saturation current and the internal resistivity need to be considered.

The saturation current should be at least 30% higher than the maximum peak current. The internal resistivity should be as low as possible – a typical value of 0.65 Ω is suitable.

9.2.1. REFERENCE INDUCTORS

Table 9-3 List of reference inductors

9.3. CAPACITOR SELECTION

The selection of the capacitor is strongly linked to the hysteresis value set in the configuration registers. Please refer to the application notes for capacitors values for different system applications scenarios.

10. ORDERING INFORMATION

Table 10-1 Ordering Information

For other delivery format please contact EM Microelectronics representative.

11. PACKAGE INFORMATION

11.1. QFN24 4X4 PACKAGE

TOP VIEW

ALL DIMENSIONS ARE IN MILLIMETERS

Figure 11-1 QFN24 Mechanical Information

11.1.1. PACKAGE MARKING

This section reports the package marking for EM8500. Additional marking letters and numbers are used for lot traceability.

EM Microelectronic-Marin SA ("EM") makes no warranties for the use of EM products, other than those expressly contained in EM's applicable General Terms of Sale, located at http://www.emmicroelectronic.com. EM assumes no responsibility for any errors which may have crept into this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein.

No licenses to patents or other intellectual property rights of EM are granted in connection with the sale of EM products, neither expressly nor implicitly.

In respect of the intended use of EM products by customer, customer is solely responsible for observing existing patents and other intellectual property rights of third parties and for obtaining, as the case may be, the necessary licenses.

Important note: The use of EM products as components in medical devices and/or medical applications, including but not limited to, safety and life supporting systems, where malfunction of such EM products might result in damage to and/or injury or death of persons is expressly prohibited, as EM products are neither destined nor qualified for use as components in such medical devices and/or medical applications. The prohibited use of EM products in such medical devices and/or medical applications is exclusively at the risk of the customer.