











UCC21520-Q1 UCC21520A-Q1

SLUSCQ2D -OCTOBER 2017-REVISED JUNE 2020

# UCC21520-Q1, UCC21520A-Q1 4-A, 6-A, 5.7-kV<sub>RMS</sub> Isolated Dual-Channel Gate Driver for Automotive

## 1 Features

- · Qualified for automotive applications
- AEC-Q100 qualified with the following results
  - Device temperature grade 1
  - Device HBM ESD classification level H2
  - Device CDM ESD classification level C6
- Functional safety quality-managed
  - Documentation available to aid functional safety system design
- Operating temperature range –40 to +125°C
- Switching parameters:
  - 19-ns typical propagation delay
  - 10-ns minimum pulse width
  - 5-ns maximum delay matching
  - 6-ns maximum pulse-width distortion
- Common-mode transient immunity (CMTI) greater than 100 V/ns
- Surge immunity up to 12.8 kV
- Isolation barrier life >40 years
- 4-A peak source, 6-A peak sink output
- 3-V to 18-V input VCCI range to interface with both digital and analog controllers
- Up to 25-V VDD output drive supply
  - 5-V and 8-V VDD UVLO options
- Programmable overlap and dead time
- Rejects input pulses and noise transients shorter than 5 ns
- Fast disable for power sequencing
- Safety-related certifications:
  - 8000-V<sub>PK</sub> reinforced Isolation per DIN V VDE V 0884-11:2017-01
  - 5.7-kV<sub>RMS</sub> isolation for 1 minute per UL 1577
  - CSA certification per IEC 60950-1, IEC 62368-1, IEC 61010-1 and IEC 60601-1 end equipment standards
  - CQC certification per GB4943.1-2011

# 2 Applications

- HEV and BEV battery chargers
- Isolated converters in DC-DC and AC-DC power supplies
- Uninterruptible power supply (UPS)

# 3 Description

The UCC21520-Q1 is an isolated dual-channel gate drivers with 4-A source and 6-A sink peak current. It is designed to drive power MOSFETs, IGBTs, and SiC MOSFETs up to 5-MHz with best-in-class propagation delay and pulse-width distortion.

The input side is isolated from the two output drivers by a  $5.7\text{-kV}_{\text{RMS}}$  reinforced isolation barrier, with a minimum of 100-V/ns common-mode transient immunity (CMTI). Internal functional isolation between the two secondary-side drivers allows a working voltage of up to 1500  $V_{\text{DC}}$ .

Every driver can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver with programmable dead time (DT). A disable pin shuts down both outputs simultaneously, and allows normal operation when left open or grounded. As a fail-safe measure, primary-side logic failures force both outputs low.

Each device accepts VDD supply voltages up to 25 V. A wide input VCCI range from 3 V to 18 V makes the driver suitable for interfacing with both analog and digital controllers. All supply voltage pins have under voltage lock-out (UVLO) protection.


With all these advanced features, the UCC21520-Q1 enables high efficiency, high power density, and robustness.

#### Device Comparison<sup>(1)</sup>

<b>-</b>					
PART NUMBER	PACKAGE	UVLO Level			
UCC21520-Q1	DW SOIC (16)	8 V			
UCC21520A-Q1	DW SOIC (16)	5 V			

 For all available packages, see the orderable addendum at the end of the data sheet.

#### **Functional Block Diagram**



**Page** 



# **Table of Contents**

1	Features 1		7.5 Power-up UVLO Delay to OUTPUT	17
2	Applications 1		7.6 CMTI Testing	18
3	Description 1	8	Detailed Description	19
4	Revision History2		8.1 Overview	19
5	Pin Configuration and Functions 4		8.2 Functional Block Diagram	19
6	Specifications		8.3 Feature Description	20
U	6.1 Absolute Maximum Ratings		8.4 Device Functional Modes	24
	6.2 ESD Ratings	9	Application and Implementation	27
	6.3 Recommended Operating Conditions		9.1 Application Information	
	6.4 Thermal Information		9.2 Typical Application	
	6.5 Power Ratings	10	Power Supply Recommendations	
	6.6 Insulation Specifications	11	Layout	
	6.7 Safety-Related Certifications		11.1 Layout Guidelines	
	6.8 Safety-Limiting Values		11.2 Layout Example	
	6.9 Electrical Characteristics 9	12	Device and Documentation Support	
	6.10 Switching Characteristics		12.1 Documentation Support	
	6.11 Insulation Characteristics Curves		12.2 Certifications	
	6.12 Typical Characteristics		12.3 Receiving Notification of Documentation Update	
7	Parameter Measurement Information		12.4 Community Resources	
•	7.1 Propagation Delay and Pulse Width Distortion 16		12.5 Trademarks	
	7.2 Rising and Falling Time		12.6 Electrostatic Discharge Caution	
	7.3 Input and Disable Response Time		12.7 Glossary	
	7.4 Programable Dead Time	13	Mechanical, Packaging, and Orderable	
	7.4 Flogramable Dead Time17		Information	43

# 4 Revision History

Changes from Revision C (March 2020) to Revision D

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<u>.</u>	Added Functional Safety Quality-Managed to features list	1		
С	Changes from Revision B (July 2018) to Revision C  Changed DT pin description			
•	Changed DT pin description	4		
•	Added cross reference to table note 1	5		
•	Added VDDx power-up delay typ and max values	10		
•	Changed DT pin configuration recommendations	25		
•	Added update to bootstrap circuit recommendations	28		
•	Added update to gate resistor selection recommendations	30		
•	Added gate to source resistor recommendation	30		
•	Added update to Cboot selection recommendations	32		

CI	nanges from Revision A (May 2018) to Revision B	Page
•	Changed UCC21520A-Q1 Advance Information marketing status to initial release.	1
•	Added detailed description for DISABLE Pin and DT Pin	4
•	Changed t <sub>PWD</sub> in the switching characteristic section.	10
•	Added feature descriptions for UVLO delay to OUTPUT	17
•	Added bullet "It is recommended" bullet to the component placement in the Layout Guidelines	40






CI	hanges from Original (October 2017) to Revision A	Page
•	Added UCC21520A-Q1 device (5V UVLO Option) in this datasheet	1
•	Added UCC21520A-Q1 Advance Information.	1
•	Changed t <sub>PWD</sub> in the switching characteristic section.	10
•	Added typical curves of 5-V UVLO hysteresis and ON-OFF thresholds	13



# 5 Pin Configuration and Functions



## **Pin Functions**

PIN		I/O <sup>(1)</sup>	DECORIDEION		
NAME	NO.	1/0(1/	DESCRIPTION		
DISABLE	5	I	Disables both driver outputs if asserted high, enables if set low or left open. This pin is pulled low internally if left open. It is recommended to tie this pin to ground if not used to achieve better noise immunity. Bypass using a ≈1nF low ESR/ESL capacitor close to DIS pin when connecting to a micro controller with distance.		
DT	6	I	Programmable dead time function. Tying DT to VCCI allows the outputs to overlap. Placing a $500-\Omega$ to $500-k\Omega$ resistor (RDT) between DT and GND adjusts dead time according to: DT (in ns) = $10 \times R_{DT}$ (in $k\Omega$ ). It is recommended to parallel a ceramic capacitor, 2.2 nF or above, close to the DT pin with $R_{DT}$ to achieve better noise immunity. It is not recommended to leave DT floating.		
GND	4	Р	Primary-side ground reference. All signals in the primary side are referenced to this ground.		
INA	1	I	Input signal for A channel. INA input has a TTL/CMOS compatible input threshold. This pin is pulled low internally if left open. It is recommended to tie this pin to ground if not used to achieve better noise immunity.		
INB	2	I	Input signal for B channel. INB input has a TTL/CMOS compatible input threshold. This pin is pulled low internally if left open. It is recommended to tie this pin to ground if not used to achieve better noise immunity.		
NC	7	-	No Internal connection.		
NC	12	_	No internal connection.		
NC	13	_	No internal connection.		
OUTA	15	0	Output of driver A. Connect to the gate of the A channel FET or IGBT.		
OUTB	10	0	Output of driver B. Connect to the gate of the B channel FET or IGBT.		
VCCI	3	Р	Primary-side supply voltage. Locally decoupled to GND using a low ESR/ESL capacitor located as close to the device as possible.		
VCCI	8	Р	Primary-side supply voltage. This pin is internally shorted to pin 3.		
VDDA	16	Р	Secondary-side power for driver A. Locally decoupled to VSSA using a low ESR/ESL capacitor located as close to the device as possible.		
VDDB	11	Р	Secondary-side power for driver B. Locally decoupled to VSSB using low ESR/ESL capacitor located as close to the device as possible.		
VSSA	14	Р	Ground for secondary-side driver A. Ground reference for secondary side A channel.		
VSSB	9	Р	Ground for secondary-side driver B. Ground reference for secondary side B channel.		

<sup>(1)</sup> P = Power, G = Ground, I = Input, O = Output



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Input bias pin supply voltage	VCCI to GND	-0.3	20	V
Driver bias supply	VDDA-VSSA, VDDB-VSSB	-0.3	30	V
Outrot simpel vallege	OUTA to VSSA, OUTB to VSSB	-0.3	V <sub>VDDA</sub> +0.3, V <sub>VDDB</sub> +0.3	V
Output signal voltage	OUTA to VSSA, OUTB to VSSB, Transient for 200 ns	-2	$V_{VDDA}$ +0.3, $V_{VDDB}$ +0.3	V
Innut simual valtage	INA, INB, DIS, DT to GND	-0.3	V <sub>VCCI</sub> +0.3	V
Input signal voltage	INA, INB Transient for 50ns	-5	V <sub>VCCI</sub> +0.3	V
Channel to channel voltage	VSSA-VSSB, VSSB-VSSA		1500	V
Junction temperature, T <sub>J</sub> (2)		-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. See Application and Implementation for more information on the typical application and how to avoid device overstress.

# 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Clastractatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±4000	V
	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1500	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
VCCI	VCCI Input supply voltage		3	18	V
VDDA, VDDB	Driver output bias supply	UCC21520A-Q1 5-V UVLO version	6.5	25	V
VDDA, VDDB	Driver output bias supply	UCC21520-Q1 8-V UVLO version	9.2	25	V
T <sub>A</sub>	Ambient Temperature		-40	125	°C
TJ	Junction Temperature		-40	130	°C

<sup>(2)</sup> To maintain the recommended operating conditions for T<sub>J</sub>, see the Thermal Information.



## 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	UCC21520-Q1	LINUT
	I HERMAL METRIC**/	DW-16 (SOIC)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	67.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	34.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	32.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	18.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	31.6	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

# 6.5 Power Ratings

			VALUE	UNIT
$P_D$	Power dissipation by UCC21520-Q1		1.05	W
P <sub>DI</sub>	Power dissipation by transmitter side of UCC21520-Q1	VCCI = 18 V, VDDA/B = 12 V, INA/B = 3.3 V, 3 MHz 50% duty cycle square wave 1-nF	0.05	W
P <sub>DA</sub> , P <sub>DB</sub>	Power dissipation by each driver side of UCC21520-Q1	load	0.5	W



## 6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
CLR	External clearance <sup>(1)</sup>	Shortest pin-to-pin distance through air	> 8	mm
CPG	External creepage <sup>(1)</sup>	Shortest pin-to-pin distance across the package surface	> 8	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation (2 $\times$ 10.5 $\mu$ m)	>21	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV	
	IEC 60664-1	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	1-111	
DIN V VD	E V 0884-11 (VDE V 0884-11): 201	7-01 <sup>(2)</sup>		
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	$V_{PK}$
$V_{IOWM}$	Maximum working isolation	AC voltage (sine wave); time dependent dielectric breakdown (TDDB), test (See Figure 1)	1500	$V_{RMS}$
	voltage	DC voltage	2121	$V_{DC}$
$V_{IOTM}$	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$ , t = 60 sec (qualification) $V_{TEST} = 1.2 \times V_{IOTM}$ , t = 1 s (100% production)	8000	$V_{PK}$
V <sub>IOSM</sub>	Maximum surge isolation voltage (3)	Test method per IEC 62368-1, 1.2/50 μs waveform, V <sub>TEST</sub> = 1.6 × V <sub>IOSM</sub> = 12800 V <sub>PK</sub> (qualification)	8000	$V_{PK}$
	Apparent charge <sup>(4)</sup>	Method a, After Input/Output safety test subgroup 2/3. $V_{ini} = V_{IOTM}, t_{ini} = 60s;$ $V_{pd(m)} = 1.2 \text{ X } V_{IORM} = 2545 \text{ V}_{PK}, t_m = 10s$	<5	
$q_{pd}$		Method a, After environmental tests subgroup 1. $V_{ini} = V_{IOTM}, t_{ini} = 60s;$ $V_{pd(m)} = 1.6 \text{ X } V_{IORM} = 3394 \text{ V}_{PK}, t_m = 10s$	<5	рС
		Method b1; At routine test (100% production) and preconditioning (type test) $V_{ini} = 1.2 \times V_{IOTM}; t_{ini} = 1s; \\ V_{pd(m)} = 1.875 * V_{IORM} = 3977 \ V_{PK}, t_m = 1s$	<5	
C <sub>IO</sub>	Barrier capacitance, input to output (5)	$V_{IO} = 0.4 \sin (2\pi ft), f = 1 \text{ MHz}$	1.2	pF
		V <sub>IO</sub> = 500 V at T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	
R <sub>IO</sub>	Isolation resistance, input to output (5)	V <sub>IO</sub> = 500 V at 100°C ≤ T <sub>A</sub> ≤ 125°C	> 10 <sup>11</sup>	Ω
	output**/	V <sub>IO</sub> = 500 V at T <sub>S</sub> =150°C	> 10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577		-		
V <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST} = V_{ISO} = 5700 \ V_{RMS}, t = 60 \ sec. (qualification),$ $V_{TEST} = 1.2 \times V_{ISO} = 6840 V_{RMS}, t = 1 \ sec \ (100\% \ production)$	5700	$V_{RMS}$

<sup>(1)</sup> Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

<sup>(2)</sup> This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

<sup>(3)</sup> Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

<sup>(4)</sup> Apparent charge is electrical discharge caused by a partial discharge (pd).

<sup>(5)</sup> All pins on each side of the barrier tied together creating a two-pin device.



# 6.7 Safety-Related Certifications

VDE	CSA	UL	CQC
Certified according to DIN V VDE V 0884-11:2017-01, and DIN EN 60950-1 (VDE 0805 Teil 1):2014-08	Certified according to IEC 60950-1, IEC 62368-1, IEC 61010-1 and IEC 60601-1	Recognized under UL 1577 Component Recognition Program	Certified according to GB 4943.1-2011
Reinforced Insulation Maximum Transient Isolation voltage, 8000 V <sub>PK</sub> ; Maximum Repetitive Peak Isolation Voltage, 2121 V <sub>PK</sub> ; Maximum Surge Isolation Voltage, 8000 V <sub>PK</sub>	Reinforced insulation per CSA 60950-1-07+A1+A2 and IEC 60950-1 2nd Ed.+A1+A2, 800 V <sub>RMS</sub> maximum working voltage (pollution degree 2, material group I) Reinforced insulation per CSA 62368-1-14 and IEC 62368-1 2nd Ed., 800 V <sub>RMS</sub> maximum working voltage (pollution degree 2, material group I); Basic insulation per CSA 61010-1-12+A1 and IEC 61010-1 3rd Ed., 600 V <sub>RMS</sub> maximum working voltage (pollution degree 2, material group III); 2 MOPP (Means of Patient Protection) per CSA 60601- 1:14 and IEC 60601-1 Ed.3+A1, 250 V <sub>RMS</sub> maximum working voltage	Single protection, 5700 V <sub>RMS</sub>	Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate 660 V <sub>RMS</sub> maximum working voltage
Certification number: 40040142	Master contract number : 220991	File number: E181974	Certificate number: CQC16001155011

# 6.8 Safety-Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS	SIDE	MIN	TYP	MAX	UNIT
	Safety output supply	$R_{\theta JA} = 67.3^{\circ}\text{C/W}$ , VDDA/B = 12 V, $T_A = 25^{\circ}\text{C}$ , $T_J = 150^{\circ}\text{C}$ See Figure 2	DRIVER A, DRIVER B			75	mA
IS	s current	$R_{\theta JA} = 67.3^{\circ}\text{C/W}$ , VDDA/B = 25 V, $T_A = 25^{\circ}\text{C}$ , $T_J = 150^{\circ}\text{C}$ See Figure 2	DRIVER A, DRIVER B			36	mA
			INPUT			50	
0	Cafatu avandu navon	$R_{\theta JA} = 67.3^{\circ}C/W, T_A = 25^{\circ}C, T_J = 150^{\circ}C$	DRIVER A			900	\//
P <sub>S</sub>	Safety supply power	See Figure 3	DRIVER B			900	mW
			TOTAL			1850	
T <sub>S</sub>	Safety temperature <sup>(1)</sup>					150	°C

<sup>(1)</sup> The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> and P<sub>S</sub> parameters represent the safety current and safety power respectively. The maximum limits of I<sub>S</sub> and P<sub>S</sub> should not be exceeded. These limits vary with the ambient temperature, T<sub>A</sub>.

The junction-to-air thermal resistance,  $R_{\theta JA}$ , in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where  $T_{J(max)}$  is the maximum allowed junction temperature.

 $P_S = I_S \times V_I$ , where  $V_I$  is the maximum input voltage.



# 6.9 Electrical Characteristics

 $V_{VCCI}$  = 3.3 V or 5 V, 0.1- $\mu$ F capacitor from VCCI to GND,  $V_{VDDA}$  =  $V_{VDDB}$  = 12 V, 1- $\mu$ F capacitor from VDDA and VDDB to VSSA and VSSB,  $T_A$  = -40°C to +125°C, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CUI	RRENTS					
I <sub>VCCI</sub>	VCCI quiescent current	V <sub>INA</sub> = 0 V, V <sub>INB</sub> = 0 V		1.5	2.0	mA
I <sub>VDDA</sub> , I <sub>VDDB</sub>	VDDA and VDDB quiescent current	$V_{INA} = 0 V, V_{INB} = 0 V$		1.0	1.8	mA
I <sub>VCCI</sub>	VCCI operating current	$(f = 500 \text{ kHz})$ current per channel, $C_{OUT} = 100 \text{ pF}$		2.0		mA
I <sub>VDDA</sub> , I <sub>VDDB</sub>	VDDA and VDDB operating current	$(f = 500 \text{ kHz})$ current per channel, $C_{OUT} = 100 \text{ pF}$		2.5		mA
VCCI UVLO	THRESHOLDS	•			•	
V <sub>VCCI_ON</sub>	Rising threshold		2.55	2.7	2.85	V
V <sub>VCCI_OFF</sub>	Falling threshold VCCI_OFF		2.35	2.5	2.65	V
V <sub>VCCI_HYS</sub>	Threshold hysteresis			0.2		٧
UCC21520A-	Q1 VDD UVLO THRESHOLDS (5-V U	VLO Version)				
$V_{VDDA\_ON}, \ V_{VDDB\_ON}$	Rising threshold VDDA_ON, VDDB_ON		5.7	6.0	6.3	V
V <sub>VDDA_OFF</sub> , V <sub>VDDB_OFF</sub>	Falling threshold VDDA_OFF, VDDB_OFF		5.4	5.7	6	V
$V_{VDDA\_HYS}, \ V_{VDDB\_HYS}$	Threshold hysteresis			0.3		V
UCC21520-Q	1 VDD UVLO THRESHOLDS (8-V UV	LO Version)				
V <sub>VDDA_ON</sub> , V <sub>VDDB_ON</sub>	Rising threshold VDDA_ON, VDDB_ON		8.3	8.7	9.2	V
V <sub>VDDA_OFF</sub> , V <sub>VDDB_OFF</sub>	Falling threshold VDDA_OFF, VDDB_OFF		7.8	8.2	8.7	V
V <sub>VDDA_HYS</sub> , V <sub>VDDB_HYS</sub>	Threshold hysteresis			0.5		V
INA, INB ANI	D DISABLE					
V <sub>INAH</sub> , V <sub>INBH</sub> , V <sub>DISH</sub>	Input high voltage		1.6	1.8	2	V
$V_{INAL}, V_{INBL}, V_{DISL}$	Input low voltage		0.8	1	1.2	V
V <sub>INA_HYS</sub> , V <sub>INB_HYS</sub> , V <sub>DIS_HYS</sub>	Input hysteresis			0.8		V
$V_{INA},V_{INB}$	Negative transient, ref to GND, 50 ns pulse	Not production tested, bench test only	-5			V



## **Electrical Characteristics (continued)**

 $V_{VCCI} = 3.3 \text{ V or 5 V, 0.1-}\mu\text{F capacitor from VCCI to GND, } \\ V_{VDDA} = V_{VDDB} = 12 \text{ V, 1-}\mu\text{F capacitor from VDDA and VDDB to VSSA and VSSB, } \\ T_A = -40^{\circ}\text{C to +125°C, (unless otherwise noted)} \\$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT						
I <sub>OA+</sub> , I <sub>OB+</sub>	Peak output source current	$C_{VDD}$ = 10 $\mu$ F, $C_{LOAD}$ = 0.18 $\mu$ F, f = 1 kHz, bench measurement		4		Α
I <sub>OA-</sub> , I <sub>OB-</sub>	Peak output sink current	$C_{VDD}$ = 10 $\mu$ F, $C_{LOAD}$ = 0.18 $\mu$ F, f = 1 kHz, bench measurement		6		Α
R <sub>OHA</sub> , R <sub>OHB</sub>	Output resistance at high state	I <sub>OUT</sub> = -10 mA, T <sub>A</sub> = 25°C, R <sub>OHA</sub> , R <sub>OHB</sub> do not represent drive pull- up performance. See t <sub>RISE</sub> in Switching Characteristics and Output Stage for details.		5		Ω
R <sub>OLA</sub> , R <sub>OLB</sub>	Output resistance at low state	$I_{OUT} = 10 \text{ mA}, T_A = 25^{\circ}\text{C}$		0.55		Ω
V <sub>OHA</sub> , V <sub>OHB</sub>	Output voltage at high state	$V_{VDDA}$ , $V_{VDDB} = 12 \text{ V}$ , $I_{OUT} = -10 \text{ mA}$ , $T_A = 25^{\circ}\text{C}$		11.95		V
V <sub>OLA</sub> , V <sub>OLB</sub>	Output voltage at low state	V <sub>VDDA</sub> , V <sub>VDDB</sub> = 12 V, I <sub>OUT</sub> = 10 mA, T <sub>A</sub> = 25°C		5.5		mV
DEADTIME A	AND OVERLAP PROGRAMMING					
		Pull DT pin to VCCI	Overlap de	termined by IN	A INB	-
Dead time		DT pin is left open, min spec characterized only, tested for outliers	0	8	15	ns
		$R_{DT} = 20 \text{ k}\Omega$	160	200	240	ns

# 6.10 Switching Characteristics

 $V_{VCCI}$  = 3.3 V or 5 V, 0.1- $\mu$ F capacitor from VCCI to GND,  $V_{VDDA}$  =  $V_{VDDB}$  = 12 V, 1- $\mu$ F capacitor from VDDA and VDDB to VSSA and VSSB,  $T_A$  = -40°C to +125°C, (unless otherwise noted).


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>RISE</sub>	Output rise time, 20% to 80% measured points	C <sub>OUT</sub> = 1.8 nF		6	16	ns
t <sub>FALL</sub>	Output fall time, 90% to 10% measured points	C <sub>OUT</sub> = 1.8 nF		7	12	ns
t <sub>PWmin</sub>	Minimum pulse width	Output off for less than minimum, $C_{OUT} = 0 \text{ pF}$			20	ns
t <sub>PDHL</sub>	Propagation delay from INx to OUTx falling edges			19	30	ns
t <sub>PDLH</sub>	Propagation delay from INx to OUTx rising edges			19	30	ns
t <sub>PWD</sub>	Pulse width distortion  t <sub>PDLH</sub> - t <sub>PDHL</sub>				6	ns
t <sub>DM</sub>	Propagation delays matching between VOUTA, VOUTB	f = 100 kHz			5	ns
t <sub>VDD+ to</sub> OUT	VDDA, VDDB Power-up Delay Time: UVLO Rise to OUTA, OUTB. See Figure 32	INA or INB tied to VCCI		50	100	us
CM <sub>H</sub>	High-level common-mode transient immunity	INA and INB both are tied to VCCI; V <sub>CM</sub> =1500V; (See CMTI Testing)	100			V/ns
CM <sub>L</sub>	Low-level common-mode transient immunity	INA and INB both are tied to GND; V <sub>CM</sub> =1500V; (See CMTI Testing)	100			v/ns


Submit Documentation Feedback


Copyright © 2017–2020, Texas Instruments Incorporated



## 6.11 Insulation Characteristics Curves











Figure 3. Thermal Derating Curve for Safety-Related Limiting Power



# 6.12 Typical Characteristics


VDDA = VDDB= 12 V, VCCI = 3.3 V,  $T_A = 25$ °C, No load unless otherwise noted.





# **Typical Characteristics (continued)**


VDDA = VDDB= 12 V, VCCI = 3.3 V, T<sub>A</sub> = 25°C, No load unless otherwise noted.





# **Typical Characteristics (continued)**


VDDA = VDDB= 12 V, VCCI = 3.3 V, T<sub>A</sub> = 25°C, No load unless otherwise noted.





# **Typical Characteristics (continued)**

VDDA = VDDB= 12 V, VCCI = 3.3 V, T<sub>A</sub> = 25°C, No load unless otherwise noted.



#### 7 Parameter Measurement Information

## 7.1 Propagation Delay and Pulse Width Distortion

Figure 27 shows how one calculates pulse width distortion  $(t_{PWD})$  and delay matching  $(t_{DM})$  from the propagation delays of channels A and B. It can be measured by ensuring that both inputs are in phase and disabling the dead time function by shorting the DT Pin to VCC.




Figure 27. Overlapping Inputs, Dead Time Disabled

# 7.2 Rising and Falling Time

Figure 28 shows the criteria for measuring rising  $(t_{RISE})$  and falling  $(t_{FALL})$  times. For more information on how short rising and falling times are achieved see Output Stage




Figure 28. Rising and Falling Time Criteria

## 7.3 Input and Disable Response Time

Figure 29 shows the response time of the disable function. It is recommended to bypass using a ≈1nF low ESR/ESL capacitor close to DIS pin when connecting DIS pin to a micro controller with distance. For more information, see Disable Pin .




Figure 29. Disable Pin Timing



## 7.4 Programable Dead Time

Leaving the DT pin open or tying it to GND through an appropriate resistor (R<sub>DT</sub>) sets a dead-time interval. For more details on dead time, refer to Programmable Dead Time (DT) Pin.




Figure 30. Dead-Time Switching Parameters

## 7.5 Power-up UVLO Delay to OUTPUT

Before the driver is ready to deliver a proper output state, there is a power-up delay from the UVLO rising edge to output and it is defined as  $t_{VCCI+ to OUT}$  for VCCI UVLO (typically 40us) and  $t_{VDD+ to OUT}$  for VDD UVLO (typically 50us). It is recommended to consider proper margin before launching PWM signal after the driver's VCCI and VDD bias supply is ready. Figure 31 and Figure 32 show the power-up UVLO delay timing diagram for VCCI and VDD.

If INA or INB are active before VCCI or VDD have crossed above their respective on thresholds, the output will not update until  $t_{VCCI+\ to\ OUT}$  or  $t_{VDD+\ to\ OUT}$  after VCCI or VDD crossing its UVLO rising threshold. However, when either VCCI or VDD receive a voltage less than their respective off thresholds, there is <1 $\mu$ s delay, depending on the voltage slew rate on the supply pins, before the outputs are held low. This asymmetric delay is designed to ensure safe operation during VCCI or VDD brownouts.




Figure 31. VCCI Power-up UVLO Delay

Figure 32. VDDA/B Power-up UVLO Delay



# 7.6 CMTI Testing

Figure 33 is a simplified diagram of the CMTI testing configuration.




Figure 33. Simplified CMTI Testing Setup




# 8 Detailed Description

#### 8.1 Overview

In order to switch power transistors rapidly and reduce switching power losses, high-current gate drivers are often placed between the output of control devices and the gates of power transistors. There are several instances where controllers are not capable of delivering sufficient current to drive the gates of power transistors. This is especially the case with digital controllers, since the input signal from the digital controller is often a 3.3-V logic signal capable of only delivering a few mA.

The UCC21520-Q1 is a flexible dual gate driver which can be configured to fit a variety of power supply and motor drive topologies, as well as drive several types of transistors, including SiC MOSFETs. The UCC21520-Q1 has many features that allow it to integrate well with control circuitry and protect the gates it drives such as: resistor-programmable dead time (DT) control, a DISABLE pin, and under voltage lock out (UVLO) for both input and output voltages. The UCC21520-Q1 also holds its outputs low when the inputs are left open or when the input pulse is not wide enough. The driver inputs are CMOS and TTL compatible for interfacing to digital and analog power controllers alike. Each channel is controlled by its respective input pins (INA and INB), allowing full and independent control of each of the outputs.

## 8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated



## 8.3 Feature Description

## 8.3.1 VDD, VCCI, and Under Voltage Lock Out (UVLO)

The UCC21520-Q1 has an internal under voltage lock out (UVLO) protection feature on the supply circuit blocks between the VDD and VSS pins for both outputs. When the VDD bias voltage is lower than V<sub>VDD ON</sub> at device start-up or lower than V<sub>VDD OFF</sub> after start-up, the VDD UVLO feature holds the effected output low, regardless of the status of the input pins (INA and INB).

When the output stages of the driver are in an unbiased or UVLO condition, the driver outputs are held low by an active clamp circuit that limits the voltage rise on the driver outputs (Illustrated in Figure 34). In this condition, the upper PMOS is resistively held off by RHi-Z while the lower NMOS gate is tied to the driver output through R<sub>CLAMP</sub>. In this configuration, the output is effectively clamped to the threshold voltage of the lower NMOS device, typically around 1.5 V, when no bias power is available.




Figure 34. Simplified Representation of Active Pull Down Feature

The VDD UVLO protection has a hysteresis feature (V<sub>VDD HYS</sub>). This hysteresis prevents chatter when there is ground noise from the power supply. Also this allows the device to accept small drops in bias voltage, which is bound to happen when the device starts switching and operating current consumption increases suddenly.

The input side of the UCC21520-Q1 also has an internal under voltage lock out (UVLO) protection feature. The device isn't active unless the voltage, VCCI, is going to exceed V<sub>VCCI ON</sub> on start up. And a signal will cease to be delivered when that pin receives a voltage less than V<sub>VCCI OFF</sub>. And, just like the UVLO for VDD, there is hystersis (V<sub>VCCI HYS</sub>) to ensure stable operation.



# **Feature Description (continued)**

All versions of the UCC21520-Q1 can withstand an absolute maximum of 30 V for VDD, and 20 V for VCCI.

Table 1. UCC21520-Q1 VCCI UVLO Feature Logic

CONDITION	IN	INPUTS		PUTS
	INA	INB	OUTA	OUTB
VCCI-GND < V <sub>VCCI_ON</sub> during device start up	Н	L	L	L
VCCI-GND < V <sub>VCCI_ON</sub> during device start up	L	Н	L	L
VCCI-GND < V <sub>VCCI_ON</sub> during device start up	Н	Н	L	L
VCCI-GND < V <sub>VCCI_ON</sub> during device start up	L	L	L	L
VCCI-GND < V <sub>VCCI_OFF</sub> after device start up	Н	L	L	L
VCCI-GND < V <sub>VCCI_OFF</sub> after device start up	L	Н	L	L
VCCI-GND < V <sub>VCCI_OFF</sub> after device start up	Н	Н	L	L
VCCI-GND < V <sub>VCCI_OFF</sub> after device start up	L	L	L	L

Table 2. UCC21520-Q1 VDD UVLO Feature Logic

CONDITION	INI	INPUTS		PUTS
	INA	INB	OUTA	OUTB
VDD-VSS < V <sub>VDD_ON</sub> during device start up	Н	L	L	L
VDD-VSS < V <sub>VDD_ON</sub> during device start up	L	Н	L	L
VDD-VSS < V <sub>VDD_ON</sub> during device start up	Н	Н	L	L
VDD-VSS < V <sub>VDD_ON</sub> during device start up	L	L	L	L
VDD-VSS < V <sub>VDD_OFF</sub> after device start up	Н	L	L	L
VDD-VSS < V <sub>VDD_OFF</sub> after device start up	L	Н	L	L
VDD-VSS < V <sub>VDD_OFF</sub> after device start up	Н	Н	L	L
VDD-VSS < V <sub>VDD_OFF</sub> after device start up	L	L	L	L



#### 8.3.2 Input and Output Logic Table

Assume VCCI, VDDA, VDDB are powered up. See VDD, VCCI, and Under Voltage Lock Out (UVLO) for more information on UVLO operation modes.

Table 3. INPUT/OUTPUT Logic Table (1)

INP	UTS	DISABLE	OUTPUTS		NOTE
INA	INB	DISABLE	OUTA	OUTB	NOTE
L	L	L or Left Open	L	L	
L	Н	L or Left Open	L	Н	If Dead Time function is used, output transitions occur after the dead time expires. See Programmable Dead Time (DT) Pin
Н	L	L or Left Open	Н	L	dead time expires. See 1 regrammable Boad Time (B1) 1 in
Н	Н	L or Left Open	L	L	DT is left open or programmed with R <sub>DT</sub>
Н	Н	L or Left Open	Н	Н	DT pin pulled to VCCI
Left Open	Left Open	L or Left Open	L	L	-
X	Х	Н	L	L	-

<sup>(1) &</sup>quot;X" means L, H or left open.

## 8.3.3 Input Stage

The input pins (INA, INB, and DIS) of the UCC21520-Q1 are based on a TTL and CMOS compatible input-threshold logic that is totally isolated from the VDD supply voltage. The input pins are easy to drive with logic-level control signals (Such as those from 3.3-V micro-controllers), since the UCC21520-Q1 has a typical high threshold ( $V_{INAH}$ ) of 1.8 V and a typical low threshold of 1 V, which vary little with temperature (see Figure 22,Figure 23). A wide hysterisis ( $V_{INA\_HYS}$ ) of 0.8 V makes for good noise immunity and stable operation. If any of the inputs are ever left open, internal pull-down resistors force the pin low. These resistors are typically 200 k $\Omega$  (See Functional Block Diagram). However, it is still recommended to ground an input if it is not being used.

Since the input side of the UCC21520-Q1 is isolated from the output drivers, the input signal amplitude can be larger or smaller than VDD, provided that it doesn't exceed the recommended limit. This allows greater flexibility when integrating with control signal sources, and allows the user to choose the most efficient VDD for their chosen gate. That said, the amplitude of any signal applied to INA or INB must *never* be at a voltage higher than VCCI.



#### 8.3.4 Output Stage

The UCC21520-Q1 output stages feature a pull-up structure which delivers the highest peak-source current when it is most needed, during the Miller plateau region of the power-switch turn on transition (when the power switch drain or collector voltage experiences dV/dt). The output stage pull-up structure features a P-channel MOSFET and an additional *Pull-Up* N-channel MOSFET in parallel. The function of the N-channel MOSFET is to provide a brief boost in the peak-sourcing current, enabling fast turn on. This is accomplished by briefly turning on the N-channel MOSFET during a narrow instant when the output is changing states from low to high. The onresistance of this N-channel MOSFET ( $R_{\rm NMOS}$ ) is approximately 1.47  $\Omega$  when activated.

The  $R_{OH}$  parameter is a DC measurement and it is representative of the on-resistance of the P-channel device only. This is because the *Pull-Up* N-channel device is held in the off state in DC condition and is turned on only for a brief instant when the output is changing states from low to high. Therefore the effective resistance of the UCC21520-Q1 pull-up stage during this brief turn-on phase is much lower than what is represented by the  $R_{OH}$  parameter. Therefore, the value of  $R_{OH}$  belies the fast nature of the UCC21520-Q1's turn-on time.

The pull-down structure in the UCC21520-Q1 is simply composed of an N-channel MOSFET. The R<sub>OL</sub> parameter, which is also a DC measurement, is representative of the impedance of the pull-down state in the device. Both outputs of the UCC21520-Q1 are capable of delivering 4-A peak source and 6-A peak sink current pulses. The output voltage swings between VDD and VSS provides rail-to-rail operation, thanks to the MOS-out stage which delivers very low drop-out.




Figure 35. Output Stage

#### 8.3.5 Diode Structure in the UCC21520-Q1

Figure 36 illustrates the multiple diodes involved in the ESD protection components of the UCC21520-Q1. This provides a pictorial representation of the absolute maximum rating for the device.




Figure 36. ESD Structure

#### 8.4 Device Functional Modes

## 8.4.1 Disable Pin

Setting the DISABLE pin high shuts down both outputs simultaneously. Grounding (or left open) the DISABLE pin allows the UCC21520-Q1 to operate normally. The DISABLE response time is in the range of 20ns and quite responsive , which is as fast as propagation delay. The DISABLE pin is only functional (and necessary) when VCCI stays above the UVLO threshold. It is recommended to tie this pin to ground if the DISABLE pin is not used to achieve better noise immunity, and it is recommended to bypass using a \*1nF low ESR/ESL capacitor close to DIS pin when connecting DIS pin to a micro controller with distance.



## **Device Functional Modes (continued)**

#### 8.4.2 Programmable Dead Time (DT) Pin

The UCC21520-Q1 allows the user to adjust dead time (DT) in the following ways:

#### 8.4.2.1 Tying the DT Pin to VCC

Outputs completely match inputs, so no dead time is asserted. This allows outputs to overlap.

### 8.4.2.2 DT Pin Connected to a Programming Resistor between DT and GND Pins

One can program  $t_{DT}$  by placing a resistor,  $R_{DT}$ , between the DT pin and GND. The appropriate  $R_{DT}$  value can be determined from Equation 1, where  $R_{DT}$  is in k $\Omega$  and  $t_{DT}$  is in ns:

$$t_{\rm DT} \approx 10 \times R_{\rm DT} \tag{1}$$

The steady state voltage at DT pin is around 0.8 V, and the DT pin current will be less than 10uA when  $R_{DT}$ =100k $\Omega$ . When using  $R_{DT}$ > 5k $\Omega$ , it is recommended to parallel a ceramic capacitor, 2.2nF or above, close to the chip with  $R_{DT}$  to achieve better noise immunity and better deadtime matching between two channels. It is not recommended to leave the DT pin floating.

An input signal's falling edge activates the programmed dead time for the other signal. The output signals' dead time is always set to the longer of either the driver's programmed dead time or the input signal's own dead time. If both inputs are high simultaneously, both outputs will immediately be set low. This feature is used to prevent shoot-through, and it doesn't affect the programmed dead time setting for normal operation. Various driver dead time logic operating conditions are illustrated and explained in Figure 37:




Figure 37. Input and Output Logic Relationship With Input Signals

**Condition A:** INB goes low, INA goes high. INB sets OUTB low immediately and assigns the programmed dead time to OUTA. OUTA is allowed to go high after the programmed dead time.

**Condition B:** INB goes high, INA goes low. Now INA sets OUTA low immediately and assigns the programmed dead time to OUTB. OUTB is allowed to go high after the programmed dead time.

**Condition C:** INB goes low, INA is still low. INB sets OUTB low immediately and assigns the programmed dead time for OUTA. In this case, the input signal's *own* dead time is longer than the programmed dead time. Thus, when INA goes high, it immediately sets OUTA high.

**Condition D:** INA goes low, INB is still low. INA sets OUTA low immediately and assigns the programmed dead time to OUTB. INB's *own* dead time is longer than the programmed dead time. Thus, when INB goes high, it immediately sets OUTB high.

**Condition E:** INA goes high, while INB and OUTB are still high. To avoid overshoot, INA immediately pulls OUTB low and keeps OUTA low. After some time OUTB goes low and assigns the programmed dead time to OUTA. OUTB is already low. After the programmed dead time, OUTA is allowed to go high.



## **Device Functional Modes (continued)**

**Condition F:** INB goes high, while INA and OUTA are still high. To avoid overshoot, INB immediately pulls OUTA low and keeps OUTB low. After some time OUTA goes low and assigns the programmed dead time to OUTB. OUTA is already low. After the programmed dead time, OUTB is allowed to go high.



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The UCC21520-Q1 effectively combines both isolation and buffer-drive functions. The flexible, universal capability of the UCC21520-Q1 (with up to 18-V VCCI and 25-V VDDA/VDDB) allows the device to be used as a low-side, high-side, high-side/low-side or half-bridge driver for MOSFETs, IGBTs or SiC MOSFETs. With integrated components, advanced protection features (UVLO, dead time, and disable) and optimized switching performance; the UCC21520-Q1 enables designers to build smaller, more robust designs for enterprise, telecom, automotive, and industrial applications with a faster time to market.

# 9.2 Typical Application

The circuit in Figure 38 shows a reference design with the UCC21520-Q1 driving a typical half-bridge configuration which could be used in several popular power converter topologies such as synchronous buck, synchronous boost, half-bridge/full bridge isolated topologies, and 3-phase motor drive applications.




Figure 38. Typical Application Schematic



# **Typical Application (continued)**

#### 9.2.1 Design Requirements

Table 4 lists reference design parameters for the example application: UCC21520-Q1 driving 1200-V SiC-MOSFETs in a high side-low side configuration.

Table 4. UCC21520-Q1 Design Requirements

PARAMETER	VALUE	UNITS
Power transistor	C2M0080120D	-
VCC	5.0	V
VDD	20	V
Input signal amplitude	3.3	V
Switching frequency (f <sub>s</sub> )	100	kHz
DC link voltage	800	V

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Designing INA/INB Input Filter

It is recommended that users avoid shaping the signals to the gate driver in an attempt to slow down (or delay) the signal at the output. However, a small input  $R_{\text{IN}}$ - $C_{\text{IN}}$  filter can be used to filter out the ringing introduced by non-ideal layout or long PCB traces.

Such a filter should use an  $R_{IN}$  in the range of 0  $\Omega$  to 100  $\Omega$  and a  $C_{IN}$  between 10 pF and 100 pF. In the example, an  $R_{IN}$  = 51  $\Omega$  and a  $C_{IN}$  = 33 pF are selected, with a corner frequency of approximately 100 MHz.

When selecting these components, it is important to pay attention to the trade-off between good noise immunity and propagation delay.

#### 9.2.2.2 Select External Bootstrap Diode and its Series Resistor

The bootstrap capacitor is charged by VDD through an external bootstrap diode every cycle when the low side transistor turns on. Charging the capacitor involves high-peak currents, and therefore transient power dissipation in the bootstrap diode may be significant. Conduction loss also depends on the diode's forward voltage drop. Both the diode conduction losses and reverse recovery losses contribute to the total losses in the gate driver circuit.

When selecting external bootstrap diodes, it is recommended that one chose high voltage, fast recovery diodes or SiC Schottky diodes with a low forward voltage drop and low junction capacitance in order to minimize the loss introduced by reverse recovery and related grounding noise bouncing. In the example, the DC-link voltage is 800  $V_{DC}$ . The voltage rating of the bootstrap diode should be higher than the DC-link voltage with a good margin. Therefore, a 1200-V SiC diode, C4D02120E, is chosen in this example.

When designing a bootstrap supply, it is recommended to use a bootstrap resistor,  $R_{BOOT}$ . A bootstrap resistor, is also used to reduce the inrush current in  $D_{BOOT}$  and limit the ramp up slew rate of voltage of VDDA-VSSA during each switching cycle.

Failure to limit the voltage to VDDx-VSSx to less than the Absolute Maximum Ratings of the FET and UCC21520 may result in permanent damage to the device in certain cases.

The recommended value for  $R_{BOOT}$  is between 1  $\Omega$  and 20  $\Omega$  depending on the diode used. In the example, a current limiting resistor of 2.2  $\Omega$  is selected to limit the inrush current of bootstrap diode. The estimated worst case peak current through  $D_{Boot}$  is,

$$I_{DBoot(pk)} = \frac{V_{DD} - V_{BDF}}{R_{Boot}} = \frac{20V - 2.5V}{2.2\Omega} \approx 8A$$

where

V<sub>BDF</sub> is the estimated bootstrap diode forward voltage drop at 8 A.

(2)



## 9.2.2.3 Gate Driver Output Resistor

The external gate driver resistors, R<sub>ON</sub>/R<sub>OFF</sub>, are used to:

- 1. Limit ringing caused by parasitic inductances/capacitances.
- Limit ringing caused by high voltage/current switching dv/dt, di/dt, and body-diode reverse recovery.
- Fine-tune gate drive strength, i.e. peak sink and source current to optimize the switching loss.
- Reduce electromagnetic interference (EMI).

As mentioned in Output Stage, the UCC21520-Q1 has a pull-up structure with a P-channel MOSFET and an additional pull-up N-channel MOSFET in parallel. The combined peak source current is 4 A. Therefore, the peak source current can be predicted with:

$$I_{OA+} = min \left( 4A, \frac{V_{DD} - V_{BDF}}{R_{NMOS} || R_{OH} + R_{ON} + R_{GFET\_Int}} \right)$$

$$I_{OB+} = min \left( 4A, \frac{V_{DD}}{R_{NMOS} || R_{OH} + R_{ON} + R_{GFET\_Int}} \right)$$
(3)

where

- R<sub>ON</sub>: External turn-on resistance.
- R<sub>GFET INT</sub>: Power transistor internal gate resistance, found in the power transistor datasheet.
- I<sub>O+</sub> = Peak source current The minimum value between 4 A, the gate driver peak source current, and the calculated value based on the gate drive loop resistance. (4)

In this example:

is example: 
$$I_{OA+} = \frac{V_{DD} - V_{BDF}}{R_{NMOS} || R_{OH} + R_{ON} + R_{GFET\_Int}} = \frac{20V - 0.8V}{1.47\Omega || 5\Omega + 2.2\Omega + 4.6\Omega} \approx 2.4A$$

$$I_{OB+} = \frac{V_{DD}}{R_{NMOS} || R_{OH} + R_{ON} + R_{GFET\_Int}} = \frac{20V}{1.47\Omega || 5\Omega + 2.2\Omega + 4.6\Omega} \approx 2.5A$$
(6)

Therefore, the high-side and low-side peak source current is 2.4 A and 2.5 A respectively. Similarly, the peak sink current can be calculated with:

$$I_{OA-} = min \left( 6A, \frac{V_{DD} - V_{BDF} - V_{GDF}}{R_{OL} + R_{OFF} || R_{ON} + R_{GFET\_Int}} \right)$$

$$I_{OB-} = min \left( 6A, \frac{V_{DD} - V_{GDF}}{R_{OL} + R_{OFF} || R_{ON} + R_{GFET\_Int}} \right)$$
(7)

where

- R<sub>OFF</sub>: External turn-off resistance;
- V<sub>GDF</sub>: The anti-parallel diode forward voltage drop which is in series with R<sub>OFF</sub>. The diode in this example is an
- I<sub>C</sub>: Peak sink current the minimum value between 6 A, the gate driver peak sink current, and the calculated value based on the gate drive loop resistance. (8)



In this example.

$$I_{OA-} = \frac{V_{DD} - V_{BDF} - V_{GDF}}{R_{OL} + R_{OFF} \mid\mid R_{ON} + R_{GFET\_Int}} = \frac{20V - 0.8V - 0.75V}{0.55\Omega + 0\Omega + 4.6\Omega} \approx 3.6A$$
(9)

$$I_{OB-=} \frac{V_{DD} - V_{GDF}}{R_{OL} + R_{OFF} || R_{ON} + R_{GFET\_Int}} = \frac{20V - 0.75V}{0.55\Omega + 0\Omega + 4.6\Omega} \approx 3.7A$$
(10)

Therefore, the high-side and low-side peak sink current is 3.6 A and 3.7 A respectively.

Importantly, the estimated peak current is also influenced by PCB layout and load capacitance. Parasitic inductance in the gate driver loop can slow down the peak gate drive current and introduce overshoot and undershoot. Therefore, it is strongly recommended that the gate driver loop should be minimized. On the other hand, the peak source/sink current is dominated by loop parasitics when the load capacitance ( $C_{\rm ISS}$ ) of the power transistor is very small (typically less than 1 nF), because the rising and falling time is too small and close to the parasitic ringing period.

Failure to control OUTx voltage to less than the Absolute Maximum Ratings in the datasheet (including transients) may result in permanent damage to the device in certain cases. To reduce excessive gate ringing, it is recommended to use a ferrite bead near the gate of the FET. External clamping diodes can also be added in the case of extended overshoot/undershoot, in order to clamp the OUTx voltage to the VDDx and VSSx voltages.

#### 9.2.2.4 Gate to Source Resistor Selection

A gate to source resistor,  $R_{GS}$ , is recommended to pull down the gate to the source voltage when the gate driver output is unpowered and in an indeterminate state. This resistor also helps to mitigate the risk of dv/dt induced turn-on due to Miller current before the gate driver is able to turn on and actively pull low. This resistor is typically sized between  $5.1k\Omega$  and  $20k\Omega$ , depending on the Vth and ratio of  $C_{GD}$  to  $C_{GS}$  of the power device.

#### 9.2.2.5 Estimate Gate Driver Power Loss

The total loss,  $P_G$ , in the gate driver subsystem includes the power losses of the UCC21520 -Q1 ( $P_{GD}$ ) and the power losses in the peripheral circuitry, such as the external gate drive resistor. Bootstrap diode loss is not included in  $P_G$  and not discussed in this section.

P<sub>GD</sub> is the key power loss which determines the thermal safety-related limits of the UCC21520-Q1, and it can be estimated by calculating losses from several components.

The first component is the static power loss,  $P_{GDQ}$ , which includes quiescent power loss on the driver as well as driver self-power consumption when operating with a certain switching frequency.  $P_{GDQ}$  is measured on the bench with no load connected to OUTA and OUTB at a given VCCI, VDDA/VDDB, switching frequency and ambient temperature. Figure 4 shows the per output channel current consumption vs. operating frequency with no load. In this example,  $V_{VCCI} = 5$  V and  $V_{VDD} = 20$  V. The current on each power supply, with INA/INB switching from 0 V to 3.3 V at 100 kHz is measured to be  $I_{VCCI} = 2.5$  mA, and  $I_{VDDA} = I_{VDDB} = 1.5$  mA. Therefore, the  $P_{GDQ}$  can be calculated with

$$P_{\text{GDQ}} = V_{\text{VCCI}} \times I_{\text{VCCI}} + V_{\text{VDDA}} \times I_{\text{DDA}} + V_{\text{VDDB}} \times I_{\text{DDB}} \approx 72 \text{mW}$$
(11)

The second component is switching operation loss,  $P_{GDO}$ , with a given load capacitance which the driver charges and discharges the load during each switching cycle. Total dynamic loss due to load switching,  $P_{GSW}$ , can be estimated with

$$P_{\text{GSW}} = 2 \times V_{\text{DD}} \times Q_{\text{G}} \times f_{\text{SW}}$$

where

If a split rail is used to turn on and turn off, then VDD is going to be equal to difference between the positive rail to the negative rail.

So, for this example application:

$$P_{GSW} = 2 \times 20 \text{ V} \times 60 \text{nC} \times 100 \text{kHz} = 240 \text{mW}$$
(13)

Submit Documentation Feedback

Copyright © 2017–2020, Texas Instruments Incorporated



 $Q_G$  represents the total gate charge of the power transistor switching 800 V at 20 A, and is subject to change with different testing conditions. The UCC21520-Q1 gate driver loss on the output stage,  $P_{GDO}$ , is part of  $P_{GSW}$ .  $P_{GDO}$  will be equal to  $P_{GSW}$  if the external gate driver resistances are zero, and all the gate driver loss is dissipated inside the UCC21520-Q1. If there are external turn-on and turn-off resistances, the total loss will be distributed between the gate driver pull-up/down resistances and external gate resistances. Importantly, the pull-up/down resistance is a linear and fixed resistance if the source/sink current is not saturated to 4 A/6 A, however, it will be non-linear if the source/sink current is saturated. Therefore,  $P_{GDO}$  is different in these two scenarios.

#### Case 1 - Linear Pull-Up/Down Resistor:

$$P_{GDO} = \frac{P_{GSW}}{2} \times \left( \frac{R_{OH} || R_{NMOS}}{R_{OH} || R_{NMOS} + R_{ON} + R_{GFET\_Int}} + \frac{R_{OL}}{R_{OL} + R_{OFF} || R_{ON} + R_{GFET\_Int}} \right)$$
(14)

In this design example, all the predicted source/sink currents are less than 4 A/6 A, therefore, the UCC21520-Q1 gate driver loss can be estimated with:

$$P_{GDO} = \frac{240 mW}{2} \times \left( \frac{5\Omega \, || \, 1.47\Omega}{5\Omega \, || \, 1.47\Omega + 2.2\Omega + 4.6\Omega} + \frac{0.55\Omega}{0.55\Omega + 0\Omega + 4.6\Omega} \right) \approx 30 mW \tag{15}$$

## Case 2 - Nonlinear Pull-Up/Down Resistor:

$$P_{\text{GDO}} = 2 \times f_{\text{SW}} \times \left[4A \times \int\limits_{0}^{T_{\text{R\_Sys}}} \left(V_{\text{DD}} - V_{\text{OUTA/B}}\left(t\right)\right) dt + 6A \times \int\limits_{0}^{T_{\text{F\_Sys}}} V_{\text{OUTA/B}}\left(t\right) dt\right]$$

where

V<sub>OUTA/B</sub>(t) is the gate driver OUTA and OUTB pin voltage during the turn on and off transient, and it can be simplified that a constant current source (4 A at turn-on and 6 A at turn-off) is charging/discharging a load capacitor. Then, the V<sub>OUTA/B</sub>(t) waveform will be linear and the T<sub>R\_Sys</sub> and T<sub>F\_Sys</sub> can be easily predicted. (16)

For some scenarios, if only one of the pull-up or pull-down circuits is saturated and another one is not, the  $P_{GDO}$  will be a combination of Case 1 and Case 2, and the equations can be easily identified for the pull-up and pull-down based on the above discussion. Therefore, total gate driver loss dissipated in the gate driver UCC21520-Q1,  $P_{GD}$ , is:

$$\mathsf{P}_{\mathsf{GD}} = \mathsf{P}_{\mathsf{GDQ}} + \mathsf{P}_{\mathsf{GDO}} \tag{17}$$

which is equal to 102 mW in the design example.

## 9.2.2.6 Estimating Junction Temperature

The junction temperature (T<sub>J</sub>) of the UCC21520-Q1 can be estimated with:

$$T_{J} = T_{C} + \Psi_{JT} \times P_{GD}$$

whore

- T<sub>C</sub> is the UCC21520-Q1 case-top temperature measured with a thermocouple or some other instrument, and
- $\Psi_{JT}$  is the Junction-to-top characterization parameter from the Thermal Information table. (18)

Using the junction-to-top characterization parameter  $(\Psi_{JT})$  instead of the junction-to-case thermal resistance  $(R_{\Theta JC})$  can greatly improve the accuracy of the junction temperature estimation. The majority of the thermal energy of most ICs is released into the PCB through the package leads, whereas only a small percentage of the total energy is released through the top of the case (where thermocouple measurements are usually conducted).  $R_{\Theta JC}$  can only be used effectively when most of the thermal energy is released through the case, such as with metal packages or when a heatsink is applied to an IC package. In all other cases, use of  $R_{\Theta JC}$  will inaccurately estimate the true junction temperature.  $\Psi_{JT}$  is experimentally derived by assuming that the amount of energy leaving through the top of the IC will be similar in both the testing environment and the application environment. As long as the recommended layout guidelines are observed, junction temperature estimates can be made accurately to within a few degrees Celsius. For more information, see the Semiconductor and IC Package Thermal Metrics application report.

(19)



## 9.2.2.7 Selecting VCCI, VDDA/B Capacitor

Bypass capacitors for VCCI, VDDA, and VDDB are essential for achieving reliable performance. It is recommended that one choose low ESR and low ESL surface-mount multi-layer ceramic capacitors (MLCC) with sufficient voltage ratings, temperature coefficients and capacitance tolerances. Importantly, DC bias on an MLCC will impact the actual capacitance value. For example, a 25-V,  $1-\mu F$  X7R capacitor is measured to be only 500 nF when a DC bias of 15  $V_{DC}$  is applied.

#### 9.2.2.7.1 Selecting a VCCI Capacitor

A bypass capacitor connected to VCCI supports the transient current needed for the primary logic and the total current consumption, which is only a few mA. Therefore, a 50-V MLCC with over 100 nF is recommended for this application. If the bias power supply output is a relatively long distance from the VCCI pin, a tantalum or electrolytic capacitor, with a value over 1  $\mu$ F, should be placed in parallel with the MLCC.

#### 9.2.2.7.2 Selecting a VDDA (Bootstrap) Capacitor

A VDDA capacitor, also referred to as a *bootstrap capacitor* in bootstrap power supply configurations, allows for gate drive current transients up to 6 A, and needs to maintain a stable gate drive voltage for the power transistor.

The total charge needed per switching cycle can be estimated with

$$Q_{Total} = Q_{G} + \frac{I_{VDD} @ 100 kHz (No \ Load)}{f_{SW}} = 60 nC + \frac{1.5 mA}{100 kHz} = 75 nC$$

where

- · Q<sub>Total</sub>: Total charge needed
- Q<sub>G</sub>: Gate charge of the power transistor.
- I<sub>VDD</sub>: The channel self-current consumption with no load at 100kHz.

Therefore, the absolute minimum C<sub>Boot</sub> requirement is:

$$C_{\text{Boot}} = \frac{Q_{\text{Total}}}{\Delta V_{\text{VDDA}}} = \frac{75 \text{nC}}{0.5 \text{V}} = 150 \text{nF}$$

where

• 
$$\Delta V_{VDDA}$$
 is the voltage ripple at VDDA, which is 0.5 V in this example. (20)

In practice, the value of  $C_{Boot}$  is greater than the calculated value. This allows for the capacitance shift caused by the DC bias voltage and for situations where the power stage would otherwise skip pulses due to load transients. Therefore, it is recommended to include a safety-related margin in the  $C_{Boot}$  value and place it as close to the VDD and VSS pins as possible. A 50-V 1- $\mu$ F capacitor is chosen in this example.

$$C_{Boot} = 1\mu F$$
 (21)

Care should be taken when selecting the bootstrap capacitor to ensure that the VDD to VSS voltage does not drop below the recommended minimum operating level listed in section 6.3. The value of the bootstrap capacitor should be sized such that it can supply the initial charge to switch the power device, and then continuously supply the gate driver quiescent current for the duration of the high-side on-time.

If the high-side supply voltage drops below the UVLO falling threshold, the high-side gate driver output will turn off and switch the power device off. Uncontrolled hard-switching of power devices can cause high di/dt and high dv/dt transients on the output of the driver and may result in permanent damage to the device.

To further lower the AC impedance for a wide frequency range, it is recommended to have bypass capacitor placed very close to VDDx - VSSx pins with a low ESL/ESR. In this example a 100 nF, X7R ceramic capacitor, is placed in parallel with C<sub>Boot</sub> to optimize the transient performance.



## **NOTE**

Too large  $C_{BOOT}$  is not good.  $C_{BOOT}$  may not be charged within the first few cycles and  $V_{BOOT}$  could stay below UVLO. As a result, the high-side FET does not follow input signal command. Also during initial  $C_{BOOT}$  charging cycles, the bootstrap diode has highest reverse recovery current and losses.



#### 9.2.2.7.3 Select a VDDB Capacitor

Chanel B has the same current requirements as Channel A, Therefore, a VDDB capacitor (Shown as  $C_{VDD}$  in Figure 38) is needed. In this example with a bootstrap configuration, the VDDB capacitor will also supply current for VDDA through the bootstrap diode. A 50-V,  $10-\mu F$  MLCC and a 50-V, 220-nF MLCC are chosen for  $C_{VDD}$ . If the bias power supply output is a relatively long distance from the VDDB pin, a tantalum or electrolytic capacitor, with a value over  $10~\mu F$ , should be used in parallel with CVDD.

#### 9.2.2.8 Dead Time Setting Guidelines

For power converter topologies utilizing half-bridges, the dead time setting between the top and bottom transistor is important for preventing shoot-through during dynamic switching.

The UCC21520-Q1 dead time specification in the electrical table is defined as the time interval from 90% of one channel's falling edge to 10% of the other channel's rising edge (see

*Figure 30*). This definition ensures that the dead time setting is independent of the load condition, and guarantees linearity through manufacture testing. However, this dead time setting may not reflect the dead time in the power converter system, since the dead time setting is dependent on the external gate drive turn-on/off resistor, DC-Link switching voltage/current, as well as the input capacitance of the load transistor.

Here is a suggestion on how to select an appropriate dead time for UCC21520-Q1:

$$DT_{Setting} = DT_{Req} + T_{F\_Sys} + T_{R\_Sys} - T_{D(on)}$$

where

- $DT_{setting}$ : UCC21520-Q1 dead time setting in ns,  $DT_{Setting} = 10 \times RDT$ (in k $\Omega$ ).
- DT<sub>Req</sub>: System required dead time between the real V<sub>GS</sub> signal of the top and bottom switch with enough margin, or ZVS requirement.
- T<sub>F Svs</sub>: In-system gate turn-off falling time at worst case of load, voltage/current conditions.
- T<sub>R Sys</sub>: In-system gate turn-on rising time at worst case of load, voltage/current conditions.
- T<sub>D(on)</sub>: Turn-on delay time, from 10% of the transistor gate signal to power transistor gate threshold. (22)

In the example, DT<sub>Setting</sub> is set to 250 ns.

It should be noted that the UCC21520-Q1 dead time setting is decided by the DT pin configuration (See Programmable Dead Time (DT) Pin), and it cannot automatically fine-tune the dead time based on system conditions. It is recommended to parallel a ceramic capacitor, 2.2 nF or above, close to the DT pin with R<sub>DT</sub> to achieve better noise immunity.



## 9.2.2.9 Application Circuits with Output Stage Negative Bias

When parasitic inductances are introduced by non-ideal PCB layout and long package leads (e.g. TO-220 and TO-247 type packages), there could be ringing in the gate-source drive voltage of the power transistor during high di/dt and dv/dt switching. If the ringing is over the threshold voltage, there is the risk of unintended turn-on and even shoot-through. Applying a negative bias on the gate drive is a popular way to keep such ringing below the threshold. Below are a few examples of implementing negative gate drive bias.

Figure 39 shows the first example with negative bias turn-off on the channel-A driver using a Zener diode on the isolated power supply output stage. The negative bias is set by the Zener diode voltage. If the isolated power supply,  $V_A$ , is equal to 25 V, the turn-off voltage will be -5.1 V and turn-on voltage will be 25 V -5.1 V  $\approx 20$  V. The channel-B driver circuit is the same as channel-A, therefore, this configuration needs two power supplies for a half-bridge configuration, and there will be steady state power consumption from  $R_7$ .




Figure 39. Negative Bias with Zener Diode on Iso-Bias Power Supply Output



*Figure 40* shows another example which uses two supplies (or single-input-double-output power supply). Power supply  $V_{A+}$  determines the positive drive output voltage and  $V_{A-}$  determines the negative turn-off voltage. The configuration for channel B is the same as channel A. This solution requires more power supplies than the first example, however, it provides more flexibility when setting the positive and negative rail voltages.




Figure 40. Negative Bias with Two Iso-Bias Power Supplies



The last example, shown in Figure 41, is a single power supply configuration and generates negative bias through a Zener diode in the gate drive loop. The benefit of this solution is that it only uses one power supply and the bootstrap power supply can be used for the high side drive. This design requires the least cost and design effort among the three solutions. However, this solution has limitations:

- 1. The negative gate drive bias is not only determined by the Zener diode, but also by the duty cycle, which means the negative bias voltage will change when the duty cycle changes. Therefore, converters with a fixed duty cycle (~50%) such as variable frequency resonant convertors or phase shift convertors favor this solution.
- 2. The high side VDDA-VSSA must maintain enough voltage to stay in the recommended power supply range, which means the low side switch must turn-on or have free-wheeling current on the body (or anti-parallel) diode for a certain period during each switching cycle to refresh the bootstrap capacitor. Therefore, a 100% duty cycle for the high side is not possible unless there is a dedicated power supply for the high side, like in the other two example circuits.




Figure 41. Negative Bias with Single Power Supply and Zener Diode in Gate Drive Path



#### 9.2.3 Application Curves

Figure 42 and Figure 43 shows the bench test waveforms for the design example shown in Figure 38 under these conditions: VCC = 5 V, VDD = 20 V,  $f_{SW} = 100 \text{ kHz}$ ,  $V_{DC-l \text{ ink}} = 0 \text{ V}$ .

Channel 1 (Yellow): UCC21520-Q1 INA pin signal.


Channel 2 (Blue): UCC21520-Q1 INB pin signal.

**Channel 3 (Pink):** Gate-source signal on the high side power transistor.

Channel 4 (Green): Gate-source signal on the low side power transistor.

In Figure 42, INA and INB are sent complimentary 3.3-V, 50% duty-cycle signals. The gate drive signals on the power transistor have a 250-ns dead time, shown in the measurement section of Figure 42. The dead-time matching is less than 1 ns with the 250-ns dead-time setting.

Figure 43 shows a zoomed-in version of the waveform of Figure 42, with measurements for propagation delay and rising/falling time. Cursors are also used to measure dead time. Importantly, the output waveform is measured between the power transistors' gate and source pins, and is not measured directly from the driver OUTA and OUTB pins. Due to the split on and off resistors (R<sub>on</sub>,R<sub>off</sub>) and different sink and source currents, different rising (16 ns) and falling time (9 ns) are observed in Figure 43.





# 10 Power Supply Recommendations

The recommended input supply voltage (VCCI) for the UCC21520-Q1 is between 3 V and 18 V. The output bias supply voltage (VDDA/VDDB) range depends on which version of UCC21520-Q1 one is using. The lower end of this bias supply range is governed by the internal under voltage lockout (UVLO) protection feature of each device. One mustn't let VDD or VCCI fall below their respective UVLO thresholds (For more information on UVLO see VDD, VCCI, and Under Voltage Lock Out (UVLO)). The upper end of the VDDA/VDDB range depends on the maximum gate voltage of the power device being driven by the UCC21520-Q1. The UCC21520-Q1 have a recommended maximum VDDA/VDDB of 25 V.

A local bypass capacitor should be placed between the VDD and VSS pins. This capacitor should be positioned as close to the device as possible. A low ESR, ceramic surface mount capacitor is recommended. It is further suggested that one place two such capacitors: one with a value of ≈10-µF for device biasing, and an additional ≤100-nF capacitor in parallel for high frequency filtering.

Similarly, a bypass capacitor should also be placed between the VCCI and GND pins. Given the small amount of current drawn by the logic circuitry within the input side of the UCC21520-Q1, this bypass capacitor has a minimum recommended value of 100 nF.



# 11 Layout

### 11.1 Layout Guidelines

One must pay close attention to PCB layout in order to achieve optimum performance for the UCC21520-Q1. Below are some key points.

#### **Component Placement:**

- Low-ESR and low-ESL capacitors must be connected close to the device between the VCCI and GND pins and between the VDD and VSS pins to support high peak currents when turning on the external power transistor.
- To avoid large negative transients on the switch node VSSA (HS) pin, the parasitic inductances between the source of the top transistor and the source of the bottom transistor must be minimized.
- It is recommended to place the dead-time setting resistor, R<sub>DT</sub>, and its bypassing capacitor close to DT pin of the UCC21520-Q1.
- It is recommended to bypass using a ≈1nF low ESR/ESL capacitor, C<sub>DIS</sub>, close to DIS pin when connecting to a μC with distance.

## **Grounding Considerations:**

- It is essential to confine the high peak currents that charge and discharge the transistor gates to a minimal physical area. This will decrease the loop inductance and minimize noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.
- Pay attention to high current path that includes the bootstrap capacitor, bootstrap diode, local VSSB-referenced bypass capacitor, and the low-side transistor body/anti-parallel diode. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode by the VDD bypass capacitor. This recharging occurs in a short time interval and involves a high peak current. Minimizing this loop length and area on the circuit board is important for ensuring reliable operation.

#### **High-Voltage Considerations:**

- To ensure isolation performance between the primary and secondary side, one should avoid placing any PCB traces or copper below the driver device. A PCB cutout is recommended in order to prevent contamination that may compromise the UCC21520-Q1's isolation performance.
- For half-bridge, or high-side/low-side configurations, where the channel A and channel B drivers could
  operate with a DC-link voltage up to 1500 V<sub>DC</sub>, one should try to increase the creepage distance of the PCB
  layout between the high and low-side PCB traces.

#### **Thermal Considerations:**

- A large amount of power may be dissipated by the UCC21520-Q1 if the driving voltage is high, the load is heavy, or the switching frequency is high (refer to Estimate Gate Driver Power Loss for more details). Proper PCB layout can help dissipate heat from the device to the PCB and minimize junction to board thermal impedance (θ<sub>IR</sub>).
- Increasing the PCB copper connecting to VDDA, VDDB, VSSA and VSSB pins is recommended, with priority
  on maximizing the connection to VSSA and VSSB (see Figure 45 and Figure 46). However, high voltage PCB
  considerations mentioned above must be maintained.
- If there are multiple layers in the system, it is also recommended to connect the VDDA, VDDB, VSSA and VSSB pins to internal ground or power planes through multiple vias of adequate size. However, keep in mind that there shouldn't be any traces/coppers from different high voltage planes overlapping.

O Submit Documentation Feedback



## 11.2 Layout Example

Figure 44 shows a 2-layer PCB layout example with the signals and key components labeled.




Figure 44. Layout Example

Figure 45 and Figure 46 shows top and bottom layer traces and copper.

### **NOTE**

There are no PCB traces or copper between the primary and secondary side, which ensures isolation performance.



## **Layout Example (continued)**

PCB traces between the high-side and low-side gate drivers in the output stage are increased to maximize the creepage distance for high-voltage operation, which will also minimize cross-talk between the switching node VSSA (SW), where high dv/dt may exist, and the low-side gate drive due to the parasitic capacitance coupling.





Figure 47 and Figure 48 are 3D layout pictures with top view and bottom views.

#### NOTE

The location of the PCB cutout between the primary side and secondary sides, which ensures isolation performance.



2 Submit Documentation Feedback



# 12 Device and Documentation Support

## 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

Isolation Glossary

#### 12.2 Certifications

UL Online Certifications Directory, "FPPT2.E181974 Nonoptical Isolating Devices - Component" Certificate Number: 20160516-E181974,

VDE Pruf- und Zertifizierungsinstitut Certification, Certificate of Conformity with Factory Surveillance

CQC Online Certifications Directory, "GB4943.1-2011, Digital Isolator Certificate" Certificate Number:CQC16001155011

CSA Online Certifications Directory, "CSA Certificate of Compliance" Certificate Number:70097761, Master Contract Number:220991

### 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.4 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UCC21520AQDWQ1	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC21520AQ	Samples
UCC21520AQDWRQ1	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC21520AQ	Samples
UCC21520QDWQ1	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC21520Q	Samples
UCC21520QDWRQ1	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC21520Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF UCC21520-Q1:

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 9-Aug-2022

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC21520AQDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
UCC21520AQDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
UCC21520QDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 9-Aug-2022



### \*All dimensions are nominal

Device	Device Package Type		Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
UCC21520AQDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0	
UCC21520AQDWRQ1	SOIC	DW	16	2000	356.0	356.0	35.0	
UCC21520QDWRQ1	SOIC	DW	16	2000	356.0	356.0	35.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

## **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
UCC21520AQDWQ1	DW	SOIC	16	40	506.98	12.7	4826	6.6
UCC21520AQDWQ1	DW	SOIC	16	40	507	12.83	5080	6.6
UCC21520QDWQ1	DW	SOIC	16	40	506.98	12.7	4826	6.6
UCC21520QDWQ1	DW	SOIC	16	40	507	12.83	5080	6.6

7.5 x 10.3, 1.27 mm pitch


SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



#### NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC




### NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated