TEXAS INSTRUMENTS Data sheet acquired from Harris Semiconductor SCHS025D – Revised October 2003

CMOS Dual 4-Stage Static Shift Register

With Serial Input/Parallel Output High-Voltage Types (20-Volt Rating)

CD4015B consists of two identical, independent, 4-stage serial-input/paralleloutput registers. Each register has independent CLOCK and RESET inputs as well as a single serial DATA input. "Q" outputs are available from each of the four stages on both registers. All register stages are D-type, master-slave flip-flops. The logic level present at the DATA input is transferred into the first register stage and shifted over one stage at each positive-going clock transition. Resetting of all stages is accomplished by a high level on the reset line. Register expansion to 8 stages using one CD4015B package, or to more than 8 stages using additional CD4015B's is possible.


The CD4015B-series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic package (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Features:

- Fully static operation
- 8 master-slave flip-flops plus input and output buffering
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =
 - 1 V at V_{DD} = 5 V
 - 2 V at V_{DD} = 10 V
 - 2.5 V at V_{DD} = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

- Serial-input/parallel-output data queueing
- Serial to parallel data conversion
- General-purpose register



9205-25046


CD4015B Types

RESET



CD4015B

FUNCTIONAL DIAGRAM






Fig. 1 - Logic diagram (1 register).

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (V _{DD})
Voltages referenced to VSS Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For T _A = -55°C to +100°C
For T _A = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (TA)
STORAGE TEMPERATURE RANGE (Tstg)65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max





Fig. 2 - Typical output low (sink) current characteristics.




3

COMMERCIAL CMOS HIGH VOLTAGE ICS

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC		v _{DD}	LI	UNITS	
		(V)	Min.	Max.	
Supply-Voltage Range (For T _A Temperature Range)		3	18	v	
Clock Pulse Width,	t _W CL	5 10 15	180 80 50		ns
Clock Rise and Fall Time,	t _r CL, t _f CL	5 10 15		15 6 2	μs
Clock Input Frequency,	^f CL	5 10 15	DC	3 6 8.5	MHz
Data Setup Time,	^t SU	5 10 15	70 40 30	-	ns
Reset Pulse Width,	t _W R	5 10 15	200 80 60	- - -	






Fig. 7 — Typical propagation delay time as a function of load-capacitance,




Fig. 5 - Minimum output high (source) current characteristics.





Fig. 6 — Typical transition time as a function of load capacitance.

CD4015B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (^O C)						UNITS	
ISTIC	Vo	VIN	VDD					+25			UNITS
	(V)	(V)	(V)	55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent Device Current,	_	0,5	5	5	5	150	150	-	0.04	5	μΑ
	-	0,10	10	10	10	300	300	-	0.04	10	
IDD Max.	-	0,15	15	20	20	600	600		0.04	20	
	: -	0,20	20	100	100	3000	3000		0.08	100	1
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	<u> </u>
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8		
Output High (Source) Current, IOH Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
	9,5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_	
Output Voltage:	-	0,5	5	0.05			-	0	0.05		
Low-Level,	-	0,10	10	0.05			-	0	0.05	v	
VOL Max.	-	0,15	15	0.05			-	0	0.05		
Output Voltage:	-	0,5	5	4.95			4.95	5			
High-Level,		0,10	10		9.95			9.95	10	-	
VOH Min.	-	0,15	15	14.95			14.95	15	-		
Input Low	0.5, 4.5	-	5			1.5				1.5	
Voltage, VIL Max.	1, 9	- 1	10	3			-	-	3		
	1.5,13.5	-	15	4				_	4		
Input High Voltage, VIH Min.	0.5, 4.5	-	5	3.5			3.5	—		V	
	1, 9	_	10	7			7	-	_		
	1.5,13.5	-	15	11			11	-	-		
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μΑ




Photograph of Chip Layout for CD4015B.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$, Input $t_{t_i}t_t = 20$ ns,

 $C_{\rm L} = 50 \ pF, \ R_{\rm L} = 200 \ k\Omega$

CHARACTERISTIC	TEST CONDITIONS		UNITS			
CHARACTERISTIC	V _{DD} (V)	MIN.	TYP.	MAX.	UNITS	
CLOCKED OPERATION				<u> </u>	····	
Propagation Delay Time,	5	—	160	320		
	10	-	80	160		
	15	-	60	120		
	5	_	100	200	1	
Transition Time, true, true	10	-	50	100	ns	
	15	_	40	80		
Minimum Clock Pulse	5	_	90	180	1	
Width, twCL	10	_	40	80		
	15	—	25	50		
Clock Rise and Fall Time,	5		—	15		
trCL, trCL*	10	_	-	6	μs	
	15	-	—	2		
Minimum Data Setup Time,	5	_	35	70		
tSU	10		20	40		
	15		15	30		
	5	_		0	ns	
Minimum Data Hold Time, t _H	10	—	—	0		
	15	_	·	0		
Maximum Clock Input	5	3	6	-		
Frequency, fcL	10	6	12	_	MHz	
	15	8.5	17	-		
Input Capacitance, CIN	Any Input	_	5	7.5	pF	
RESET OPERATION				·	·	
Propagation Delay Time,	5		200	400		
TPHL, TPLH	10		100	200		
	15	—	80	160		
Minimum Reset Pulse Width,	5	-	100	200	ns	
twR	10	—	40	80		
	15	-	30	60		






Fig. 9 - Power dissipation test circuit.

*If more than one unit is cascaded t.CL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.




Fig. 10 – Quiescent device current test circuit.




Fig. 11 - Input voltage test circuit.




Fig. 12 - Input current test circuit.

3

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MPDI002C - JANUARY 1995 - REVISED DECEMBER 20002

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

λbλ

B. This drawing is subject to change without notice.

/C Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.




MECHANICAL DATA

MSOI002B - JANUARY 1995 - REVISED SEPTEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) 8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated