





DUAL 3-INPUT GATE


MECL MC300 series

MC312A


Dual 3-input gate that provides the positive logic "NOR" function, and features an internal bias driver. This gate is available without bias driver as MC312.



TYPICAL INPUT CHARACTERISTICS



TYPICAL OUTPUT CHARACTERISTICS



MC312A (continued)



ELECTRICAL CHARACTERISTICS

Characteristic	Test Conditions				ΔV_{cc}	I_L	Ground Pin No	Symbol Pin No in ()	Test Limits						Unit
	$V_{dc} = 1^*$								-55°C		+25°C		+125°C		
	V_{cc} Pin No	V_{ee} Pin No	V_i Pin No	V_{dd} Pin No					Min	Max	Min	Max	Min	Max	
Power Supply Brake Current	—	—	—	1, 2, 6, 7, 8, 9, 10	—	—	3	$I_s(2)$	—	—	—	17.0	—	16.4	μA_{dc}
Input Current	1	—	—	2, 6, 7, 8, 9, 10	—	—	3	$I_{i(1)}$	—	—	—	—	—	—	μA_{dc}
	6	—	—	1, 2, 6, 7, 8, 9, 10	—	—	3	$I_{i(6)}$	—	—	—	—	—	—	μA_{dc}
	7	—	—	1, 2, 6, 7, 8, 9, 10	—	—	3	$I_{i(7)}$	—	—	—	—	—	—	μA_{dc}
	8	—	—	1, 2, 6, 7, 8, 9, 10	—	—	3	$I_{i(8)}$	—	—	—	—	—	—	μA_{dc}
	9	—	—	1, 2, 6, 7, 8, 9, 10	—	—	3	$I_{i(9)}$	—	—	—	—	—	—	μA_{dc}
"NDR" Logical "1" Output Voltage	—	—	6	1, 2, 7, 8, 9, 10	—	—	3	$V_o(5)$	-0.825	-0.945	-0.690	-0.795	-0.525	-0.655	Vdc
	—	—	7	1, 2, 6, 7, 8, 9, 10	—	—	3	$V_o(5)$	—	—	—	—	—	—	Vdc
	—	—	8	1, 2, 6, 7, 8, 9, 10	—	—	3	$V_o(5)$	—	—	—	—	—	—	Vdc
	—	—	1	2, 6, 7, 8, 9, 10	—	—	3	$V_o(5)$	—	—	—	—	—	—	Vdc
	—	—	9	1, 2, 6, 7, 8, 9, 10	—	—	3	$V_o(5)$	—	—	—	—	—	—	Vdc
"NDR" Logical "0" Output Voltage	—	6	—	1, 2, 7, 8, 9, 10	—	—	3	$V_o(5)$	-1.560	-1.850	-1.465	-1.750	-1.340	-1.675	Vdc
	—	7	—	1, 2, 6, 7, 8, 9, 10	—	—	3	$V_o(5)$	—	—	—	—	—	—	Vdc
	—	8	—	1, 2, 6, 7, 8, 9, 10	—	—	3	$V_o(5)$	—	—	—	—	—	—	Vdc
	—	1	—	2, 6, 7, 8, 9, 10	—	—	3	$V_o(5)$	—	—	—	—	—	—	Vdc
	—	9	—	1, 2, 6, 7, 8, 9, 10	—	—	3	$V_o(5)$	—	—	—	—	—	—	Vdc
"NDR" Output Voltage Change	—	—	6	1, 2, 7, 8, 9, 10	—	5 ⊕	3	$\Delta V_o(5)$	-0.055	—	-0.055	—	-0.060	—	Volts
	—	—	1	2, 6, 7, 8, 9, 10	—	4 ⊕	3	$\Delta V_o(4)$	-0.055	—	-0.055	—	-0.060	—	Volts
"NDR" Substrate Breakpoint Voltage	—	—	—	1, 2, 7, 8, 9, 10	—	6 ⊕	3	$V_o(5)$	-0.40	—	-0.55	—	-0.64	—	Vdc
	—	—	—	1, 2, 6, 7, 8, 9, 10	—	7 ⊕	3	$V_o(5)$	—	—	—	—	—	—	Vdc
	—	—	—	1, 2, 6, 7, 8, 9, 10	—	8 ⊕	3	$V_o(5)$	—	—	—	—	—	—	Vdc
	—	—	—	2, 6, 7, 8, 9, 10	—	1 ⊕	3	$V_o(5)$	—	—	—	—	—	—	Vdc
	—	—	—	1, 2, 6, 7, 8, 9, 10	—	9 ⊕	3	$V_o(5)$	—	—	—	—	—	—	Vdc
Switching Times	Pulse In	Pulse Out	—	1, 2, 7, 8, 9, 10	—	—	—	—	—	—	—	—	—	—	—
	—	—	—	2, 6, 7, 8, 9, 10	—	—	—	—	—	—	—	—	—	—	—
Propagation Delay Time	6	5	—	1, 2, 7, 8, 9, 10	—	—	3	$t_{p(5)}$	6.5	10.5	6.5	10.5	7.5	11.5	ns
	1	4	—	2, 6, 7, 8, 9, 10	—	—	3	$t_{p(4)}$	6.5	10.5	6.5	10.5	7.5	11.5	ns
	6	5	—	1, 2, 7, 8, 9, 10	—	—	3	$t_{p(5)}$	8.5	11.5	8.5	11.5	10.0	15.0	ns
Rise Time	6	5	—	1, 2, 7, 8, 9, 10	—	—	3	$t_r(5)$	9.0	12.5	9.5	12.5	11.5	15.5	ns
	1	4	—	2, 6, 7, 8, 9, 10	—	—	3	$t_r(4)$	9.0	12.5	9.5	12.5	11.5	15.5	ns
Fall Time	6	5	—	1, 2, 7, 8, 9, 10	—	—	3	$t_f(5)$	8.5	14.0	9.0	14.0	11.5	17.0	ns
	1	4	—	2, 6, 7, 8, 9, 10	—	—	3	$t_f(4)$	8.5	14.0	9.0	14.0	11.5	17.0	ns

Pins not listed are left open.

⊕ Input voltage is adjusted to obtain $\Delta V_o / \Delta V_{cc} = 0$. ⊕ Current test conditions: no load = 0, full load = -2.5 mAdc ± 5%.

SWITCHING CHARACTERISTICS (10% to 90% distribution)



"NDR"

— -55°C and +25°C
 - - +125°C