# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

## Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
	- ìStandardî: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
	- ìHigh Qualityî: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
	- ìSpecificî: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

**User's Manual** 



# **V850/SA1**

# **32-Bit Single-chip Microcontroller**

**Hardware**

µ**PD703014A** µ**PD70F3015B**  µ**PD703014B** µ**PD70F3017A**  µ**PD703014BY** µ**PD70F3017AY** µ**PD703015A**  µ**PD703015AY**  µ**PD703015B**  µ**PD703015BY** µ**PD703017A**  µ**PD703017AY**

µ**PD703014AY** µ**PD70F3015BY** 

Document No. U12768EJ4V1UD00 (4th edition) Date Published August 2005 N CP(K)

Printed in Japan © NEC Electronics Corporation 1997, 2000, 2002

 $\overline{\mathbf{2}}$ 

#### **1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN**

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (MAX) and VIH (MIN).

#### **2 HANDLING OF UNUSED INPUT PINS**

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

#### **3 PRECAUTION AGAINST ESD**

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

## **4 STATUS BEFORE INITIALIZATION**

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

#### **POWER ON/OFF SEQUENCE 5**

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

#### **INPUT OF SIGNAL DURING POWER OFF STATE 6**

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

**Windows is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.** 

> These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- **The information in this document is current as of August, 2005. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.**
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support). "Special":
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

# **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, pIease contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

#### **[GLOBAL SUPPORT] http://www.necel.com/en/support/support.html**



**NEC Electronics Singapore Pte. Ltd.** Novena Square, Singapore Tel: 6253-8311

• **United Kingdom Branch** Milton Keynes, UK Tel: 01908-691-133

• **Tyskland Filial** Taeby, Sweden Tel: 08-63 87 200

Eindhoven, The Netherlands Tel: 040-265 40 10

**J05.6**

## **Major Revisions in This Edition (1/2)**



The mark  $\star$  shows major revised points.

## **Major Revisions in This Edition (2/2)**



The mark  $\star$  shows major revised points.

#### **INTRODUCTION**

- **Readers** This manual is intended for users who wish to understand the functions of the V850/SA1 (µPD703014A, 703014AY, 703014B, 703014BY 703015A, 703015AY, 703015B, 703015BY, 703017A, 703017AY, 70F3015B, 70F3015BY, 70F3017A, 70F3017AY) and design application systems using the V850/SA1.
- **Purpose** This manual is intended to give users an understanding of the hardware functions described in the Organization below.
- **Organization** The V850/SA1 User's Manual is divided into two parts: hardware (this manual) and architecture (V850 Series User's Manual Architecture).



- Interrupt and exception
- Pipeline operation
- **How to Use This Manual** It is assumed that the reader of this manual has general knowledge in the fields of electrical engineering, logic circuits, and microcontrollers.

To find out the details of a register whose name is known:

- → Refer to **APPENDIX B REGISTER INDEX**.
- To find out the details of a function, etc., whose name is known: → Refer to **APPENDIX D INDEX**.

To understand the details of a instruction function:

→ Refer to **V850 Series User's Manual Architecture** available separately.

How to read register formats:

• Flash memory programming • Electrical specifications

 $\rightarrow$  Names of bits whose numbers are enclosed in a square are defined in the device file under reserved words.

To understand the overall functions of the V850/SA1:

 $\rightarrow$  Read this manual in the order of the **CONTENTS**.

To know the electrical specifications of the V850/SA1:

→ Refer to **CHAPTER 17 ELECTRICAL SPECIFICATIONS**.

#### **Conventions** Data significance: Higher digits on the left and lower digits on the right

Active low representation:  $\overline{xxx}$  (overscore over pin or signal name)

Memory map address: Higher addresses on the top and lower addresses on the bottom

**Note**: Footnote for items marked with **Note** in the text

**Caution**: Information requiring particular attention

**Remark**: Supplementary information

Numerical representation: Binary ... xxxx or xxxxB

Decimal … xxxx

Hexadecimal … xxxxH

Prefixes indicating power of 2 (address space, memory capacity):

 $K$  (kilo)  $\ldots$  2<sup>10</sup>=1024 M (mega)  $... 2^{20} = 1024^2$ G (giga)  $\ldots$  2<sup>30</sup>=1024<sup>3</sup>

## **Related Documents** The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

#### **Documents related to V850/SA1**



## **Documents related to development tools (user's manuals)**



## **CONTENTS**





 $\star$ 

 $4.4$ 



 $\star$ 

 $\star$ 

 $\star$ 











 $\star$ 

 $\star$  $\star$ 

 $\star$  $\star$ 

 $\star$ 

 $\star$ 





## **LIST OF FIGURES (1/6)**



## **LIST OF FIGURES (2/6)**



## **LIST OF FIGURES (3/6)**



## **LIST OF FIGURES (4/6)**



## **LIST OF FIGURES (5/6)**



## **LIST OF FIGURES (6/6)**



## **LIST OF TABLES (1/3)**



## **LIST OF TABLES (2/3)**



## **LIST OF TABLES (3/3)**



## **CHAPTER 1 INTRODUCTION**

The V850/SA1 is a low-power series product in the NEC Electronics V850 Series of single-chip microcontrollers designed for real-time control.

## **1.1 General**

 $\star$ 

The V850/SA1 is a 32-bit single-chip microcontroller that includes the V850 Series CPU core, and peripheral functions such as ROM/RAM, a timer/counter, a serial interface, an A/D converter, and a DMA controller.

In addition to high real-time response characteristics and 1-clock-pitch basic instructions, the V850/SA1 has multiply, saturation operation, and bit manipulation instructions realized with a hardware multiplier for digital servo control. Moreover, as a real-time control system, the V850/SA1 enables the realization of extremely high costperformance for applications that require low power consumption, such as camcorders and other AV equipment, and portable telephone equipment such as cellular phones and PHS phone systems.

<b>Product Name</b>	$I^2C$ Function	<b>ROM</b>		<b>RAM Size</b>	Package
		Type	Size		
μPD703014A	Not available	Mask ROM	64 KB	4 KB	121-pin FBGA $(12 \times 12)$
µPD703014AY	Available				
uPD703014B	Not available				100-pin LQFP $(14 \times 14)$
µPD703014BY	Available				
μPD703015A	Not available		128 KB		121-pin FBGA $(12 \times 12)$
μPD703015AY	Available				
uPD703015B	Not available				100-pin LQFP $(14 \times 14)$
μPD703015BY	Available				
μPD703017A	Not available		256 KB	8 KB	100-pin LQFP $(14 \times 14)$ /
μPD703017AY	Available				121-pin FBGA $(12 \times 12)$
$\mu$ PD70F3015B	Not available	Flash memory	128 KB	4 KB	100-pin LQFP $(14 \times 14)$
μPD70F3015BY	Available				
μPD70F3017A	Not available		256 KB	8 KB	100-pin LQFP $(14 \times 14)$ /
$\mu$ PD70F3017AY	Available				121-pin FBGA $(12 \times 12)$

**Table 1-1. List of V850/SA1 Products** 

## **1.2 Features**





## **1.3 Applications**

General battery-driven equipment such as camcorders (including DVC), meters, etc.

## **1.4 Ordering Information**



**Remarks 1. "** " indicates ROM code suffix.

- **2.** The V850/SA1 does not include any ROMless versions.
- **3.** Products with -A at the end of the part number are lead-free products.

## **1.5 Pin Configuration**

- 100-pin plastic LQFP (fine pitch) (14  $\times$  14)
	- $\mu$ PD703014BGC- $\times\times\times$ -8EU  $\mu$ PD703017AGC- $\times\times\times$ -8EU  $\mu$ PD70F3017AGC-8EU
	- $\mu$ PD703014BGC- $\times\times\times$ -8EU-A  $\mu$ PD703017AGC- $\times\times\times\times$ -8EU-A  $\mu$ PD70F3017AGC-8EU-A
	- $\mu$ PD703014BYGC- $\times\!\times\!\times$ -8EU  $\mu$ PD703017AYGC- $\times\!\times\!\times\!\times$ -8EU  $\mu$ PD70F3017AYGC-8EU
	- $\mu$ PD703014BYGC- $\times\times\times$ -8EU-A  $\mu$ PD703017AYGC- $\times\times\times\times$ -8EU-A  $\mu$ PD70F3017AYGC-8EU-A
	- $\mu$ PD703015BGC- $\times\times\times$ -8EU  $\mu$ PD70F3015BGC-8EU
	- $\mu$ PD703015BGC- $\times \times \times$ -8EU-A  $\mu$ PD70F3015BGC-8EU-A
		-
		-
	- $\mu$ PD703015BYGC- $\times\times\times$ -8EU  $\mu$ PD70F3015BYGC-8EU
	- $\mu$ PD703015BYGC- $\times\times\times$ -8EU-A  $\mu$ PD70F3015BYGC-8EU-A
- 
- 
- 
- 



- 121-pin plastic FBGA (12  $\times$  12)
	- <sup>µ</sup>PD703014AF1-×××-EA6 <sup>µ</sup>PD703015AYF1-×××-EA6 <sup>µ</sup>PD70F3015BF1-EA6-A
	-
	-
	-
	-
	-
	- $\mu$ PD703015AF1- $\times$  $\times$ -EA6  $\mu$ PD703017AYF1- $\times$  $\times$ -EA6
	- $\mu$ PD703015AF1- $\times\times\times$ -EA6-A  $\mu$ PD703017AYF1- $\times\times\times$ -EA6-A
- - <sup>µ</sup>PD703014AF1-×××-EA6-A <sup>µ</sup>PD703015AYF1-×××-EA6-A <sup>µ</sup>PD70F3015BYF1-EA6-A
		- $\mu$ PD703014AYF1- $\times\!\times\!\times$ -EA6  $\mu$ PD703015BF1- $\times\!\times\!\times\!\text{-EAG-A}$   $\mu$ PD70F3017AF1-EA6
		- <sup>µ</sup>PD703014AYF1-×××-EA6-A <sup>µ</sup>PD703015BYF1-×××-EA6-A <sup>µ</sup>PD70F3017AF1-EA6-A
		- $\mu$ PD703014BF1- $\times\!\times\!\times$ -EA6-A  $\mu$ PD703017AF1- $\times\!\times\!\times\!\text{-E}$ A6  $\mu$ PD70F3017AYF1-EA6
			-
			-
			-
- 
- 
- 
- 
- 
- <sup>µ</sup>PD703014BYF1-×××-EA6-A <sup>µ</sup>PD703017AF1-×××-EA6-A <sup>µ</sup>PD70F3017AYF1-EA6-A



**Note** <sup>µ</sup>PD703014A, 703014AY, 703014B, 703014BY, 703015A, 703015AY, 703015B, 703015BY,  $\mu$ PD703017A, 703017AY: IC (connect directly to Vss)

µPD70F3015B, 70F315BY, 70F3017A, 70F3017AY: VPP (connect to Vss in normal operation mode)

**Remarks 1.** Alternate pin names are omitted. Alternate pins are identical to the 100-pin plastic LQFP. However, SCL and SDA are available only in the  $\mu$ PD703014AY, 703014BY, 703015AY, 703015BY, 70F3015BY, 703017AY, and 70F3017AY.

**2.** Connect the D4 pin directly to Vss.

## **Pin Identification**



## **1.6 Function Blocks**

#### **1.6.1 Internal block diagram**


#### **1.6.2 Internal units**

### **(1) CPU**

The CPU uses five-stage pipeline control to enable single-clock execution of address calculations, arithmetic logic operations, data transfers, and almost all other instruction processing.

Other dedicated on-chip hardware, such as the multiplier (16 bits  $\times$  16 bits  $\rightarrow$  32 bits) and the 32-bit barrel shifter help accelerate processing of complex instructions.

### **(2) Bus control unit (BCU)**

The BCU starts a required external bus cycle based on the physical address obtained by the CPU. When an instruction is fetched from external memory space and the CPU does not send a bus cycle start request, the BCU generates a prefetch address and prefetches the instruction code. The prefetched instruction code is stored in an instruction queue.

### **(3) ROM**

This consists of a mask ROM or flash memory mapped to the address space starting at 00000000H. ROM can be accessed by the CPU in one clock cycle during instruction fetch. The internal ROM capacity and internal ROM area vary as follows according to the product.



### **(4) RAM**

The internal RAM capacity and internal RAM area vary as follows according to the product. RAM can be accessed by the CPU in one clock cycle during data access.



### **(5) Interrupt controller (INTC)**

This controller handles hardware interrupt requests (NMI, INTP0 to INTP6) from on-chip peripheral hardware and external hardware. Eight levels of interrupt priorities can be specified for these interrupt requests, and multiple servicing control can be performed for interrupt sources.

### **(6) Clock generator (CG)**

The clock generator includes two types of oscillators: one each for the main clock (fxx) and subclock (fx $\tau$ ), generates five types of clocks (fxx, fxx/2, fxx/4, fxx/8, and fx $\tau$ ), and supplies one of them as the operating clock for the CPU (fcpu).

### **(7) Timer/counter**

A two-channel 16-bit timer/event counter and a four-channel 8-bit timer/event counter are equipped, enabling measurement of pulse intervals and frequency as well as programmable pulse output.

The two-channel 8-bit timer/event counter can be connected via a cascade connection to enable use as a 16-bit timer.

### **(8) Watch timer**

This timer generates an interrupt of the reference time period (0.5 seconds) for counting the clock (the 32.768 kHz subclock or the 16.777 MHz main clock). At the same time, the watch timer can be used as an interval timer for the main clock.

#### **(9) Watchdog timer**

A watchdog timer is equipped to detect program loops, system abnormalities, etc.

It can also be used as an interval timer.

When used as a watchdog timer, it generates a non-maskable interrupt request (INTWDT) after an overflow occurs. When used as an interval timer, it generates a maskable interrupt request (INTWDTM) after an overflow occurs.

#### **(10) Serial interface (SIO)**

The V850/SA1 includes four serial interface channels: for the asynchronous serial interface (UART0, UART1), clocked serial interface (CSI0 to CSI2), and I<sup>2</sup>C bus interface. One of these channels is switchable between the UART and CSI and another is switchable between CSI and I<sup>2</sup>C. Two channels are fixed to UART and CSI, respectively.

For UART 0 and UART1, data is transferred via the TXD0, TXD1, RXD0, and RXD1 pins.

For CSI0 to CSI2, data is transferred via the SO0 to SO2, SI0 to SI2, and SCK0 to SCK2 pins.

For I<sup>2</sup>C, data is transferred via the SDA and SCL pins. I<sup>2</sup>C is equipped only in the  $\mu$ PD703014AY, 703014BY, 703015AY, 703015BY, 703017AY, 70F3015BY, and 70F3017AY.

UART also has a two-channel dedicated baud rate generator.

#### **(11) A/D converter**

 $\star$ 

This high-speed, high-resolution 10-bit A/D converter includes 12 analog input pins. Conversion uses the successive approximation method.

#### **(12) DMA controller**

A three-channel DMA controller is equipped. This controller transfers data between the internal RAM and on-chip peripheral I/O devices in response to interrupt requests sent by on-chip peripheral I/O.

#### **(13) Real-time output port (RTP)**

The RTP is a real-time output function that transfers previously set 8-bit data to an output latch when an external trigger signal or timer compare register match signal occurs. It can also be used in a 4-bit  $\times$  2-channel configuration.

# **(14) Ports**

As shown below, the following ports have general-purpose port functions and control pin functions.



# **CHAPTER 2 PIN FUNCTIONS**

# **2.1 List of Pin Functions**

The names and functions of the pins of the V850/SA1 are described below divided into port pins and non-port pins. There are three types of power supplies for the pin I/O buffers: AV<sub>DD</sub>, BV<sub>DD</sub>, and V<sub>DD</sub>. The relationship between these power supplies and the pins is described below.



(1/3)

### **Table 2-1. Pin I/O Buffer Power Supplies**

### **(1) Port pins**

 $\star$ 



**Note** µPD703014AY, 703014BY, 703015AY, 703015BY, 703017AY, 70F3015BY, and 70F3017AY only  $\star$ 

(2/3)



(3/3)



### **(2) Non-port pins**



**Note** µPD703014AY, 703014BY, 703015AY, 703015BY, 703017AY, 70F3015BY, and 70F3017AY only

 $\star$ 



 $\star$  $\star$  **Notes 1.** µPD703014AY, 703014BY, 703015AY, 703015BY, 703017AY, 70F3015BY, and 70F3017AY only

**2.** µPD70F3015B, 70F3015BY, 70F3017A, and 70F3017AY only

**3.** µPD703014A, 703014AY, 703014B, 703014BY, 703015A, 703015AY, 703015B, 703015BY, 703017A, and 703017AY only

 $\star$ 

### **2.2 Pin States**

The operating states of various pins are described below with reference to their operating modes.





**Notes 1.** Pins (except the CLKOUT pin) are used as port pins (input mode) after reset.

- **2.** The bus cycle inactivation timing occurs when the internal memory area is specified by the program counter (PC) in the external expansion mode.
- **3.**  When the external memory area has not been accessed even once after reset is released and the external expansion mode is set: Undefined
	- When the bus cycle is inactivated after access to the external memory area, or when the external memory area has not been accessed even once after the external expansion mode is released and set again: The state of the external bus cycle when the external memory area accessed last is held.
- **4.** Low level (L) when in clock output inhibit mode

### **Remark** Hi-Z: High impedance

Held: State is held during previously set external bus cycle

- L: Low-level output
- H: High-level output
- −: Input without sampling sampled (not acknowledged)

## **2.3 Description of Pin Functions**

### **(1) P00 to P07 (Port 0) ··· 3-state I/O**

P00 to P07 constitute an 8-bit I/O port that can be set to input or output in 1-bit units.

P00 to P07 can also function as an NMI input, external interrupt request inputs, external trigger for the A/D converter, and external trigger for the real-time output port. The valid edges of the NMI and INTP0 to INTP6 pins are specified by the EGP0 and EGN0 registers.

### **(a) Port function**

P00 to P07 can be set to input or output in 1-bit units using the port 0 mode register (PM0).

#### **(b) Alternate functions**

- **(i) NMI (Non-maskable interrupt request) ··· input**  This is a non-maskable interrupt request signal input pin.
- **(ii) INTP0 to INTP6 (Interrupt request from peripherals) ··· input**  These are external interrupt request input pins.

#### **(iii) ADTRG (AD trigger input) ··· input**

This is the A/D converter's external trigger input pin. This pin is controlled by the A/D converter mode register (ADM).

#### **(iv) RTPTRG (Real-time output port trigger input) ··· input**

This is the real-time output port's external trigger input pin. This pin is controlled by the real-time output port control register (RTPC).

### **(2) P10 to P15 (Port 1) ··· 3-state I/O**

P10 to P15 constitute a 6-bit I/O port that can be set to input or output in 1-bit units. P10 to P15 can also function as input or output pins for the serial interface. P10 to P12, P14, and P15 can be selected as normal output or N-ch open-drain output.

### **(a) Port function**

P10 to P15 can be set to input or output in 1-bit units using the port 1 mode register (PM1).

#### **(b) Alternate functions**

#### **(i) SI0, SI1 (Serial input 0, 1) ··· input**

These are the serial receive data input pins of CSI0 and CSI1.

## **(ii) SO0, SO1 (Serial output 0, 1) ··· output**

These are the serial transmit data output pins of CSI0 and CSI1.

### **(iii) SCK0, SCK1 (Serial clock 0, 1) ··· 3-state I/O**

These are the serial clock I/O pins for CSI0 and CSI1.

### **(iv) SDA (Serial data) ··· I/O**

This is the serial transmit/receive data I/O pin for I<sup>2</sup>C (µPD703014AY, 703014BY, 703015AY, 703015BY, 703017AY, 70F3015BY, and 70F3017AY only).

### **(v) SCL (Serial clock) ··· I/O**

This is the serial clock I/O pin for I<sup>2</sup>C (µPD703014AY, 703014BY, 703015AY, 703015BY, 703017AY, 70F3015BY, and 70F3017AY only).

### **(vi) RXD0 (Receive data 0) ··· input**

This is the serial receive data input pin of UART0.

### **(vii) TXD0 (Transmit data 0) ··· output**

This is the serial transmit data output pin of UART0.

### **(viii) ASCK0 (Asynchronous serial clock 0) ··· input**

This is the serial baud rate clock input pin of UART0.

### **(3) P20 to P27 (Port 2) ··· 3-state I/O**

P20 to P27 constitute an 8-bit I/O port that can be set to input or output in 1-bit units.

P20 to P27 can also function as input or output pins for the serial interface, and input or output pins for the timer/counter.

P21 and P22 can be selected as normal output or N-ch open-drain output.

## **(a) Port function**

P20 to P27 can be set to input or output in 1-bit units using the port 2 mode register (PM2).

### **(b) Alternate functions**

- **(i) SI2 (Serial input 2) ··· input**  This is the serial receive data input pin of CSI2.
- **(ii) SO2 (Serial output 2) ··· output**  This is the serial transmit data output pin of CSI2.
- **(iii) SCK2 (Serial clock 2) ··· 3-state I/O**  This is the serial clock I/O pin of CSI2.
- **(iv) RXD1 (Receive data 1) ... input**  This is the serial receive data input pin of UART1.
- **(v) TXD1 (Transmit data 1) ... output**  This is the serial transmit data output pin of UART1.
- **(vi) ASCK1 (Asynchronous serial clock 1) ... input**  This is the serial baud rate clock input pin of UART1.
- **(vii) TI2 and TI3 (Timer input 2, 3) ... input**  These are the external count clock input pins for timer 2 and timer 3.

# **(viii) TO2 and TO3 (Timer output 2, 3) ... output**

These are the pulse signal output pins for timer 2 and timer 3.

#### **(4) P30 to P37 (Port 3) ··· 3-state I/O**

P30 to P37 constitute an 8-bit I/O port that can be set to input or output in 1-bit units. P30 to P37 can also function as input or output pins for the timer/counter, and an address bus (A13 to A15) when memory is expanded externally.

### **(a) Port function**

P30 to P37 can be set to input or output in 1-bit units using the port 3 mode register (PM3).

#### **(b) Alternate functions**

**(i) TI00, TI01, TI10, TI11, TI4, TI5 (Timer input 00, 01, 10, 11, 4, 5) ··· input** 

These are the external count clock input pins of timer 0, timer 1, timer 4, and timer 5.

# **(ii) TO0, TO1, TO4, TO5 (Timer output 0, 1, 4, 5) ··· output**

These are the pulse signal output pins of timer 0, timer 1, timer 4, and timer 5.

#### **(iii) A13 to A15 (Address 13 to 15) ··· output**

These comprise an address bus that is used for external access. These pins operate as the A13 to A15 bit address output pins within a 22-bit address. The output changes in synchronization with the rising edge of the clock in the T1 state of the bus cycle. When the timing sets the bus cycle to inactive, the previous bus cycle's address is retained.

### **(5) P40 to P47 (Port 4) ··· 3-state I/O**

P40 to P47 constitute an 8-bit I/O port that can be set to input or output pins in 1-bit units.

P40 to P47 can also function as a time division address/data bus (AD0 to AD7) when memory is expanded externally.

The I/O signal level uses the bus interface power supply pins BV<sub>DD</sub> and BVss as a reference.

### **(a) Port function**

P40 to P47 can be set to input or output in 1-bit units using the port 4 mode register (PM4).

#### **(b) Alternate functions (External expansion function)**

P40 to P47 can be set as AD0 to AD7 using the memory expansion mode register (MM).

### **(i) AD0 to AD7 (Address/data 0 to 7) ··· 3-state I/O**

These comprise a multiplexed address/data bus that is used for external access. At the address timing (T1 state), these pins operate as AD0 to AD7 (22-bit address) output pins. At the data timing (T2, TW, T3), they operate as the lower 8-bit I/O bus pins for 16-bit data. The output changes in synchronization with the rising edge of the clock in each state within the bus cycle. When the timing sets the bus cycle to inactive, these pins go into a high-impedance state.

#### **(6) P50 to P57 (Port 5) ··· 3-state I/O**

P50 to P57 constitute an 8-bit I/O port that can be set to input or output in 1-bit units. P50 to P57 can also function as I/O port pins and as a time division address/data buses (AD8 to AD15) when

memory is expanded externally.

The I/O signal level uses the bus interface power supply pins BV<sub>DD</sub> and BVss as reference.

#### **(a) Port function**

P50 to P57 can be set to input or output in 1-bit units using the port 5 mode register (PM5).

#### **(b) Alternate functions (External expansion function)**

P50 to P57 can be set as AD8 to AD15 using the memory expansion mode register (MM).

#### **(i) AD8 to AD15 (Address/data 8 to 15) ··· 3-state I/O**

These comprise a multiplexed address/data bus that is used for external access. At the address timing (T1 state), these pins operate as AD8 to AD15 (22-bit address) output pins. At the data timing (T2, TW, T3), they operate as the higher 8-bit I/O bus pins for 16-bit data. The output changes in synchronization with the rising edge of the clock in each state within the bus cycle. When the timing sets the bus cycle to inactive, these pins go into a high-impedance state.

### **(7) P60 to P65 (Port 6) ··· 3-state I/O**

P60 to P65 constitute a 6-bit I/O port that can be set to input or output in 1-bit units.

P60 to P65 can also function as an address bus (A16 to A21) when memory is expanded externally. When the port 6 is accessed in 8-bit units, the higher 2 bits of port 6 are ignored when they are written to and 00 is read when they are read.

The I/O signal level uses the bus interface power supply pins BV<sub>DD</sub> and BVss as reference.

### **(a) Port function**

P60 to P65 can be set to input or output in 1-bit units using the port 6 mode register (PM6).

### **(b) Alternate functions (External expansion function)**

P60 to P65 can be set as A16 to A21 using the memory expansion mode register (MM).

### **(i) A16 to A21 (Address 16 to 21) ··· output**

These comprise an address bus that is used for external access. These pins operate as the higher 6-bit address output pins within a 22-bit address. The output changes in synchronization with the rising edge of the clock in the T1 state of the bus cycle. When the timing sets the bus cycle to inactive, the previous bus cycle's address is retained.

### **(8) P70 to P77 (Port 7), P80 to P83 (Port 8) ··· input**

P70 to P77 constitute an 8-bit input-only port in which all the pins are fixed to input mode. P80 to P83 constitute a 4-bit input-only port in which all the pins are fixed to input.

P70 to P77 and P80 to P83 can also function as analog input pins for the A/D converter.

### **(a) Port function**

P70 to P77 and P80 to P83 are input-only pins.

### **(b) Alternate functions**

P70 to P77 also function as ANI0 to ANI7 and P80 to P83 also function as ANI8 to ANI11, but these alternate functions are not switchable.

### **(i) ANI0 to ANI11 (Analog input 0 to 11) ··· input**

These are analog input pins for the A/D converter.

Connect a capacitor between these pins and AVss to prevent noise-related operation faults. Also, do not apply voltage that is outside the range for AVss and AVREF to pins that are being used as inputs for the A/D converter. If it is possible for noise above the AVREF range or below the AVss to enter, clamp these pins using a diode that has a small VF value.

### **(9) P90 to P96 (Port 9) ··· 3-state I/O**

P90 to P96 constitute a 7-bit I/O port that can be set to input or output pins in 1-bit units.

P90 to P96 can also function as control signal output pins and bus hold control signal output pins when memory is expanded externally.

During 8-bit access of port 9, the highest bit is ignored during a write operation and is read as a "0" during a read operation.

The I/O signal level uses the bus interface power supply pins BV<sub>DD</sub> and BVss as a reference.

### **(a) Port function**

P90 to P96 can be set to input or output in 1-bit units using the port 9 mode register (PM9).

### **(b) Alternate functions (External expansion function)**

P90 to P96 can be set to operate as control signal outputs for external memory expansion using the memory expansion mode register (MM).

# **(i) LBEN (Lower byte enable) ··· output**

This is a lower byte enable signal output pin for the external 16-bit data bus. During byte access of oddnumbered addresses, these pins are set as inactive (high level). The output changes in synchronization with the rising edge of the clock in the T1 state of the bus cycle. When the timing sets the bus cycle as inactive, the previous bus cycle's address is retained.

### **(ii) UBEN (Upper byte enable) ··· output**

This is an upper byte enable signal output pin for the external 16-bit data bus. During byte access of even-numbered addresses, these pins are set as inactive (high level). The output changes in synchronization with the rising edge of the clock in the T1 state of the bus cycle. When the timing sets the bus cycle as inactive, the previous bus cycle's address is retained.



### **(iii) R/W (Read/write status) ··· output**

This is an output pin for the status signal pin that indicates whether the bus cycle is a read cycle or write cycle during external access. High level is set during a read cycle and low level is set during a write cycle. The output changes in synchronization with the rising edge of the clock in the T1 state of the bus cycle. High level is set when the timing sets the bus cycle as inactive.

### **(iv) DSTB (Data strobe) ··· output**

This is an output pin for the external data bus's access strobe signal. Output becomes active (low level) during the T2 and TW states of the bus cycle. Output becomes inactive (high level) when the timing sets the bus cycle as inactive.

#### **(v) ASTB (Address strobe) ··· output**

This is an output pin for the external address bus's latch strobe signal. Output becomes active (low level) in synchronization with the falling edge of the clock during the T1 state of the bus cycle, and becomes inactive (high level) in synchronization with the falling edge of the clock during the T3 state of the bus cycle. Output becomes inactive when the timing sets the bus cycle as inactive.

### **(vi) HLDAK (Hold acknowledge) ··· output**

This is an output pin for the acknowledge signal that indicates high impedance status for the address bus, data bus, and control bus when the V850/SA1 receives a bus hold request.

The address bus, data bus, and control bus are set to high impedance status when this signal is active.

# **(vii) HLDRQ (Hold request) ··· input**

This is an input pin by which an external device requests the V850/SA1 to release the address bus, data bus, and control bus. This pin accepts asynchronous input for CLKOUT. When this pin is active, the address bus, data bus, and control bus are set to high impedance status. This occurs either when the V850/SA1 completes execution of the current bus cycle or immediately if no bus cycle is being executed, then the HLDAK signal is set as active and the bus is released.

#### **(viii) WRL (Write strobe low level data) ··· output**

This is a write strobe signal output pin for the lower data in the external 16-bit data bus. Output occurs during the write cycle, similar to DSTB.

### **(ix) WRH (Write strobe high level data) ··· output**

This is a write strobe signal output pin for the higher data in the external 16-bit data bus. Output occurs during the write cycle, similar to DSTB.

### **(x) RD (Read strobe) ··· output**

This is a read strobe signal output pin for the external 16-bit data bus. Output occurs during the read cycle, similar to DSTB.

### **(10) P100 to P107 (Port 10) ··· 3-state I/O**

P100 to P107 constitute an 8-bit I/O port that can be set to input or output in 1-bit units.

P100 to P107 can also function as a real-time output port and an address bus (A5 to A12) when memory is expanded externally.

P100 to P107 can be selected as normal output or N-ch open-drain output.

### **(a) Port function**

P100 to P107 can be set to input or output in 1-bit units using the port 10 mode register (PM10).

### **(b) Alternate functions**

# **(i) RTP0 to RTP7 (Real-time output port 0 to 7) ··· output**

These pins comprise a real-time output port.

### **(ii) A5 to A12 (Address 5 to 12) ··· output**

These comprise the address bus that is used for external access. These pins operate as the A5 to A12 bit address output pins within a 22-bit address. The output changes in synchronization with the rising edge of the clock in the T1 state of the bus cycle. When the timing sets the bus cycle as inactive, the previous bus cycle's address is retained.

### **(11) P110 to P114 (Port 11) ··· 3-state I/O**

P110 to P114 constitute a 5-bit I/O port that can be set to input or output in 1-bit units. However, P114 is fixed as the XT1 input pin.

P110 to P113 can also function as an address bus (A1 to A4) when memory is expanded externally.

### **(a) Port function**

P110 to P114 can be set to input or output in 1-bit units using the port 11 mode register (PM11). However, P114 is fixed as an input pin.

### **(b) Alternate functions**

### **(i) A1 to A4 (Address 1 to 4) ··· output**

These comprise the address bus that is used for external access. These pins operate as the lower 4-bit address output pins within a 22-bit address. The output changes in synchronization with the rising edge of the clock in the T1 state of the bus cycle. When the timing sets the bus cycle as inactive, the previous bus cycle's address is retained.

### **(ii) XT1 (Crystal for subclock) ··· input**

This is the pin that connects a resonator for subclock generation.

The external clock can also be input to this pin. At this time, input a clock signal to the XT1 pin and its inverted signal to the XT2 pin.

### **(12) P120 (Port 12) ··· 3-state I/O**

P120 is a 1-bit I/O port that can be set to input or output in 1-bit units. P120 can also function as a control signal (WAIT) pin when a wait is inserted in the bus cycle.

### **(a) Port function**

P120 can be set to input or output using the port 12 mode register (PM12).

### **(b) Alternate functions**

## **(i) WAIT (Wait) ··· input**

This is an input pin for the control signal used to insert waits into the bus cycle. This pin is sampled at the falling edge of the clock during the T2 or TW state of the bus cycle.

### **(13) CLKOUT (Clock out) ··· output**

This is the pin used to output the bus clock generated internally.

# **(14) RESET (Reset) ··· input**

The RESET pin is an asynchronous input and inputs a signal that has a constant low level width regardless of the status of the operating clock. When this signal is input, a system reset is executed as the first priority ahead of all other operations.

In addition to being used for ordinary initialization/start operations, this pin can also be used to release a standby mode (HALT, IDLE, or software STOP mode).

### **(15) X1 and X2 (Crystal)**

These pins are used to connect the resonator that generates the main clock.

These pins can also be used to input an external clock. When inputting an external clock, connect the X1 pin and leave the X2 pin open.

# **(16) XT2 (Crystal for subclock)**

This pin is used to connect the resonator that generates the subclock.

# **(17) AVDD (Power supply for analog)**

This is the analog positive power supply pin for the A/D converter. Be sure to keep the same potential as the V<sub>DD</sub> pin.

# **(18) AVSS (Ground for analog)**

This is the ground pin for the A/D converter.

### **(19) AVREF (Analog reference voltage) … input**

This is the reference voltage supply pin for the A/D converter. Be sure to keep the same potential as the AV<sub>DD</sub> pin.

### **(20) BVDD (Power supply for bus interface)**

This is the positive power supply pin for the bus interface and its alternate-function port. Be sure to keep the same potential as the V<sub>DD</sub> pin.

# **(21) BVSS (Ground for bus interface)**

This is the ground pin for the bus interface and its alternate-function port.

### **(22) VDD (Power supply)**

This is the positive power supply pin. All V<sub>DD</sub> pins should be connected to a positive power source.

### **(23) VSS (Ground)**

This is the ground pin. All Vss pins should be grounded.

# **(24) VPP (Programming power supply)**

This is the positive power supply pin used for flash memory programming mode. This pin is used in the  $\mu$ PD70F3015B, 70F3015BY, 70F3017A, and 70F3017AY. In normal operation mode, connect directly to Vss.

# **(25) IC (Internally connected)**

This is an internally connected pin used in the µPD703014A, 703014AY, 703014B, 703014BY, 703015A, 703015AY, 703015B, 703015BY, 703017A, and 703017AY. Be sure to connect directly to Vss.

# **2.4 Pin I/O Circuits and Recommended Connection of Unused Pins**

 $\star$ 



User's Manual U12768EJ4V1UD **55**



- Notes 1. µPD703014A, 703014AY, 703014B, 703014BY, 703015A, 703015AY, 703015B, 703015BY, 703017A, and 703017AY only
	- **2.** µPD70F3015B, 70F3015BY, 70F3017A, and 70F3017AY only

# **2.5 Pin I/O Circuits**



User's Manual U12768EJ4V1UD **57**



# **CHAPTER 3 CPU FUNCTIONS**

The CPU of the V850/SA1 is based on RISC architecture and executes most instructions in one clock cycle by using a 5-stage pipeline.

# **3.1 Features**

 $\star$ 

• Minimum instruction execution time: 50 ns (@ internal 20 MHz operation)

58.8 ns (@ internal 17 MHz operation)

30.5  $\mu$ s (@ internal 32.768 kHz operation)

• Address space: 16 MB linear (Physical address space: 4 MB)

- Thirty-two 32-bit general-purpose registers
- Internal 32-bit architecture
- Five-stage pipeline control
- Multiply/divide instructions
- Saturated operation instructions
- One-clock 32-bit shift instruction
- Load/store instruction with long/short format
- Four types of bit manipulation instructions
	- SET1
	- CLR1
	- NOT1
	- TST1

# **3.2 CPU Register Set**

The CPU registers of the V850/SA1 can be classified into two categories: a general-purpose program register set and a dedicated system register set. All the registers have a 32 bits width. For details, refer to **V850 Series Architecture User's Manual**.

# **Figure 3-1. CPU Register Set**



### **3.2.1 Program register set**

The program register set includes general-purpose registers and a program counter.

### **(1) General-purpose registers**

Thirty-two general-purpose registers, r0 to r31, are available. Any of these registers can be used as a data variable or address variable.

However, r0 and r30 are implicitly used by instructions, so care must be exercised when using these registers. Also, r1, r3 to r5, and r31 are implicitly used by the assembler and C compiler. Therefore, before using these registers, their contents must be saved so that they are not lost. The contents must be restored to the registers after the registers have been used. r2 is sometimes used by the real-time OS. When the real-time OS to be used is not using r2, r2 can be used as a variable register.



#### **Table 3-1. Program Registers**

**Note** Area in which program code is mapped.

### **(2) Program counter (PC)**

This register holds the address of the instruction under execution. The lower 24 bits of this register are valid, and bits 31 to 24 are fixed to 0. If a carry occurs from bit 23 to bit 24, it is ignored.

Bit 0 is fixed to 0, and branching to an odd address cannot be performed.



# **3.2.2 System register set**

System registers control the status of the CPU and hold interrupt information.





To read/write these system registers, specify the system register number indicated by the system register load/store instruction (LDSR or STSR instruction).

### **(1) Interrupt source register (ECR)**



# **(2) Program status word (PSW)**

 $\star$ 



(1/2)

(2/2)











**Note** The result of a saturation-processed operation is determined by the contents of the OV and S bits in the saturation operation. Simply setting (1) the OV bit will set (1) the SAT bit in a saturation operation.



## **3.3 Operation Modes**

The V850/SA1 has the following operation modes.

#### **(1) Normal operation mode (single-chip mode)**

After the system has been released from the reset status, the pins related to the bus interface are set to port mode, execution branches to the reset entry address of the internal ROM, and instruction processing written in the internal ROM is started. The external expansion mode in which an external device can be connected to external memory area is enabled by setting the memory expansion mode register (MM) by an instruction.

#### **(2) Flash memory programming mode**

This mode is provided only in the µPD70F3015B, 70F3015BY, 70F3017A, and 70F3017AY. The internal flash memory is programmable or erasable when the VPP voltage is applied to the VPP pin.



### **3.4 Address Space**

# **3.4.1 CPU address space**

The CPU of the V850/SA1 is of 32-bit architecture and supports up to 4 GB of linear address space (data space) during operand addressing (data access). When referencing instruction addresses, linear address space (program space) of up to 16 MB is supported (physical address space: 4 MB).

The CPU address space is shown below.





#### **3.4.2 Image**

The CPU supports 4 GB of "virtual" addressing space, or 256 memory blocks, each containing 16 MB memory locations. In actuality, the same 16 MB block is accessed regardless of the values of bits 31 to 24 of the CPU address. Figure 3-3 shows the image of the virtual addressing space.

Because the higher 8 bits of a 32-bit CPU address are ignored and the CPU address is only seen as a 24-bit external physical address, the physical location xx000000H is equally referenced by multiple address values 00000000H, 01000000H, 02000000H, ... FE000000H, FF000000H.





# **3.4.3 Wraparound of CPU address space**

### **(1) Program space**

Of the 32 bits of the PC (program counter), the higher 8 bits are fixed to 0, and only the lower 24 bits are valid. Even if a carry or borrow occurs from bit 23 to bit 24 as a result of branch address calculation, the higher 8 bits ignore the carry or borrow and remain 0. Therefore, the lower-limit address of the program space, address 00000000H, and the upper-limit address 00FFFFFFH are contiguous addresses, and the program space is wrapped around at the boundary of these addresses.

# **Caution No instruction can be fetched from the 4 KB area of 00FFF000H to 00FFFFFFH because this area is defined as peripheral I/O area. Therefore, do not execute any branch operation instructions in which the destination address will reside in any part of this area.**



**Figure 3-4. Program Space** 

# **(2) Data space**

The result of operand address calculation that exceeds 32 bits is ignored. Therefore, the lower-limit address of the program space, address 00000000H, and the upper-limit address FFFFFFFFH are contiguous addresses, and the data space is wrapped around at the boundary of these addresses.





# **3.4.4 Memory map**

The V850/SA1 reserves areas as shown below.

	Single-chip mode	Single-chip mode (external expansion mode)	
<b>xxFFFFFFFH</b> xxFFF000H	On-chip peripheral I/O area	On-chip peripheral I/O area	4 KB
<b>xxFFEFFFH</b> xxFFC000H	Internal RAM area	Internal RAM area	<b>12 KB</b>
<b>xxFFBFFFH</b>			
	(Reserved)	External memory area	<b>16 MB</b>
xx100000H xx0FFFFFFH			
	Internal flash memory/ Internal ROM area	Internal flash memory/ Internal ROM area	1 MB
xx000000H			

**Figure 3-6. Memory Map** 

### **3.4.5 Area**

### **(1) Internal ROM/internal flash memory area**

An area of 1 MB maximum is reserved for the internal ROM/internal flash memory area.

### **(a) Memory map**

### **<1>** µ**PD703014A, 703014AY, 703014B, 703014BY**

64 KB is provided at addresses xx000000H to xx00FFFFH. Addresses xx010000H to xx0FFFFFH are access-prohibited area.

# **Figure 3-7. Internal ROM Area (64 KB)**



# **<2>** µ**PD703015A, 703015AY, 703015B, 703015BY, 70F3015B, 70F3015BY**

128 KB is provided at addresses xx000000H to xx01FFFFH. Addresses xx020000H to xx0FFFFFH are access-prohibited area.




# **<3>** µ**PD703017A, 703017AY, 70F3017A, 70F3017AY**

256 KB is provided at addresses xx000000H to xx03FFFFH. Addresses xx040000H to xx0FFFFFH are access-prohibited area.

# **Figure 3-9. Internal ROM/Internal Flash Memory Area (256 KB)**



# **(b) Interrupt/exception table**

The V850/SA1 increases the interrupt response speed by assigning handler addresses corresponding to interrupts/exceptions.

The collection of these handler addresses is called an interrupt/exception table, which is located in the internal ROM/on-chip flash memory area. When an interrupt/exception request is granted, execution jumps to the handler address, and the program written at that memory address is executed. The sources of interrupts/exceptions, and the corresponding addresses are shown below.

Start Address of Interrupt/Exception Table	Interrupt/Exception Source
00000000H	<b>RESET</b>
00000010H	NMI
00000020H	<b>INTWDT</b>
00000040H	TRAP0n ( $n = 0$ to F)
00000050H	TRAP1n $(n = 0$ to F)
00000060H	<b>ILGOP</b>
00000080H	<b>INTWDTM</b>
00000090H	INTP0
000000A0H	INTP1
000000B0H	INTP <sub>2</sub>
000000C0H	INTP3
000000D0H	INTP4
000000E0H	INTP <sub>5</sub>
000000F0H	INTP6
00000100H	<b>INTWTI</b>
00000110H	INTTM00
00000120H	INTTM01
00000130H	INTTM10
00000140H	INTTM11
00000150H	INTTM2
00000160H	<b>INTTM3</b>
00000170H	INTTM4
00000180H	<b>INTTM5</b>
00000190H	INTIIC0 <sup>Note</sup> /INTCSI0
000001A0H	<b>INTSER0</b>
000001B0H	INTSR0/INTCSI1
000001C0H	<b>INTST0</b>
000001D0H	<b>INTCSI2</b>
000001E0H	<b>INTSER1</b>
000001F0H	<b>INTSR1</b>
00000200H	<b>INTST1</b>
00000210H	<b>INTAD</b>
00000220H	<b>INTDMA0</b>
00000230H	INTDMA1
00000240H	INTDMA2
00000250H	<b>INTWT</b>

**Table 3-3. Interrupt/Exception Table** 

Note Available only in the  $\mu$ PD703014AY, 703014BY, 703015AY, 703015BY, 703017AY, 70F3015BY, and 70F3017AY.

 $\star$ 

### **(2) Internal RAM area**

Up to 12 KB is reserved for the internal RAM area.

**(a)** µ**PD703014A, 703014AY, 703014B, 703014BY, 703015A, 703015AY, 703015B, 703015BY, 70F3015B, 70F3015BY** 

4 KB is provided at addresses xxFFE000H to xxFFEFFFH.

Addresses xxFFC000H to xxFFDFFFH are access-prohibited area.

## **Figure 3-10. Internal RAM Area (4 KB)**



### **(b)** µ**PD703017A, 703017AY, 70F3017A, 70F3017AY**

8 KB is provided at addresses xxFFD000H to xxFFEFFFH. Addresses xxFFC000H to xxFFCFFFH are access-prohibited area.





# **(3) On-chip peripheral I/O area**

A 4 KB area of addresses FFF000H to FFFFFFH is reserved as an on-chip peripheral I/O area.

The V850/SA1 is provided with a 1 KB area of addresses FFF000H to FFF3FFH as a physical on-chip peripheral I/O area, and its image can be seen on the rest of the area (FFF400H to FFFFFFH).

Peripheral I/O registers associated with operation mode specification and state monitoring for the on-chip peripherals are all memory-mapped to the on-chip peripheral I/O area. Program fetches are not allowed in this area.



**Figure 3-12. On-Chip Peripheral I/O Area** 

- **Cautions 1. The least significant bit of an address is not decoded since all registers reside at an even address. If an odd address (2n + 1) in the peripheral I/O area is referenced (accessed in byte units), the register at the next lowest even address (2n) will be accessed.** 
	- **2. If a register that can be accessed in byte units is accessed in halfword units, the higher 8 bits become undefined, if the access is a read operation. If a write access is made, only the data in the lower 8 bits is written to the register.**
	- **3. If a register at address n that can be accessed only in halfword units is accessed in word units, the operation is replaced with two halfword operations. The first operation (lower 16 bits) accesses the register at address n and the second operation (higher 16 bits) accesses the register at address n + 2.**
	- **4. If a register at address n that can be accessed in word units is accessed with a word operation, the operation is replaced with two halfword operations. The first operation (lower 16 bits) accesses the register at address n and the second operation (higher 16 bits) accesses the register at address n + 2.**
	- **5. Addresses that are not defined as registers are reserved for future expansion. If these addresses are accessed, the operation is undefined and not guaranteed.**

# **(4) External memory area**

The V850/SA1 can use an area of up to 16 MB (xx100000H to xxFFBFFFH) for external memory accesses (in single-chip mode: during external expansion).

64 KB, 256 KB, 1 MB, or 4 MB of physical external memory can be allocated when the external expansion mode is specified. In the area of other than the physical external memory, the image of the physical external memory can be seen.

The internal RAM area and on-chip peripheral I/O area are not subject to external memory access.

**Figure 3-13. External Memory Area (When Expanded to 64 KB, 256 KB, or 1 MB)** 





**Figure 3-14. External Memory Area (When Expanded to 4 MB)** 

#### **3.4.6 External expansion mode**

The V850/SA1 allows external devices to be connected to the external memory space by using the pins of ports 4, 5, 6, and 9. To connect an external device, the port pins must be set to the external expansion mode by using the memory expansion mode register (MM).

The address bus (A1 to A15) is set to multiplexed bus output with the data bus (D1 to D15), though separate bus output is also possible by setting the memory address output mode register (MAM) (see **IE-703017-MC-EMI User's Manual** for debugging when using the separate bus).

Because the V850/SA1 is fixed to single-chip mode in the normal operation mode, the port/control mode alternatefunction pins enter the port mode, and the external memory cannot be used. When the external memory is used (external expansion mode), specify the MM register or MAM register by the program (memory area is set by the MM register).

#### **(1) Memory expansion mode register (MM)**

This register sets the mode of each pin of ports 4, 5, 6, and 9. In the external expansion mode, an external device can be connected to an external memory area of up to 4 MB. However, an external device cannot be connected to the internal RAM area, on-chip peripheral I/O area, and internal ROM area in the single-chip mode (and even if the external device is connected physically, it cannot be accessed).

The MM register can be read/written in 8-bit or 1-bit units. However, bits 4 to 7 are fixed to 0.



### **(2) Memory address output mode register (MAM)**

This register sets the mode of each pin of ports 3, 10, and 11. Separate output can be set for the address bus (A1 to A15) in the external expansion mode. Separate bus output is output to P34 to P36, P100 to P107, and P110 to P113.

Set the separate bus output according to the following procedure.

- (i) Set to output mode (PMn bit = 0) after setting port m, which will be used for separate output, to 0 output (Pn  $bit = 0$ ).
- (ii) Turn this function off if the ports to be used as the separate bus are being used as alternate-function pins other than those of the separate bus.
- (iii) Set the memory address output register (MAM).
- (iv) Set the memory expansion mode register (MM) (refer to **3.4.6 (1) Memory expansion mode register (MM)**).

The MAM register can be written in 8-bit units. If read, undefined values will be read. However, bits 3 to 7 are fixed to 0.

**Remark** When  $m = 3$ :  $n = 34$  to 36 When  $m = 10$ :  $n = 100$  to 107 When  $m = 11$ :  $n = 110$  to 113



#### **3.4.7 Recommended use of address space**

The architecture of the V850/SA1 requires that a register that serves as a pointer be secured for address generation in operand data accessing of the data space. The address in this pointer register ±32 KB can be accessed directly from an instruction. However, the general-purpose registers that can be used as a pointer register are limited. Therefore, by minimizing deterioration of the address calculation performance when changing the pointer value, the number of usable general-purpose registers for handling variables is maximized, and the program size can be minimized because instructions for calculating pointer addresses are not required.

To enhance the efficiency of using the pointer in connection with the memory map of the V850/SA1, the following points are recommended.

#### **(1) Program space**

Of the 32 bits of the PC (program counter), the higher 8 bits are fixed to 0, and only the lower 24 bits are valid. Therefore, a continuous 16 MB space, starting from address 00000000H, unconditionally corresponds to the memory map of the program space.

#### **(2) Data space**

For the efficient use of resources to be performed using the wraparound feature of the data space, the continuous 8 MB address spaces 00000000H to 007FFFFFH and FF800000H to FFFFFFFFH of the 4 GB CPU are used as the data space. With the V850/SA1, the 16 MB physical address space is seen as 256 images in the 4 GB CPU address space. The highest bit (bit 23) of this 24-bit address is assigned as an address sign-extended to 32 bits.

#### **Application example of wraparound**

For example, when  $R = r0$  (zero register) is specified for the LD/ST disp16 [R] instruction, an addressing range of 00000000H  $\pm$ 32 KB can be referenced with the sign-extended 16-bit displacement value. By mapping the external memory in the 16 KB area in Figure 3-15, all resources including on-chip hardware can be accessed with one pointer.

The zero register (r0) is a register set to 0 by the hardware, and eliminates the need for additional registers for the pointer.



#### **Figure 3-15. Application Example of Wraparound**



**Figure 3-16. Recommended Memory Map** 

# **3.4.8 Peripheral I/O registers**



**Note** Resetting initializes registers to input mode and the pin level is read. Output latches are initialized to 00H.





**Notes 1.** Valid only for the  $\mu$ PD70F3015B, 70F3015BY, 70F3017A, and 70F3017AY.

 **2.** In single-chip mode: 18H or 38H

 $\star$ 

 $\star$ 

In flash memory programming mode: 1CH or 3CH

**3.** In compare mode: R/W

In capture mode: R



**Note** Although the hardware status is initialized to 04H, 00H will be read out in a read operation.



**Note** Valid only for the µPD703014AY, 703014BY, 703015AY, 703015BY, 703017AY, 70F3015BY, and 70F3017AY.

 $\star$ 

### **3.4.9 Specific registers**

Specific registers are registers that are protected from being written with illegal data due to erroneous program execution, etc. The write access of these specific registers is executed in a specific sequence, and if abnormal write operations occur, it is checked by the PRERR bit of the system status register (SYS). The V850/SA1 has three specific registers, the power save control register (PSC), processor clock control register (PCC), and flash programming mode control register (FLPMC). For details of the PSC register, refer to **6.3.1 (2) Power save control register (PSC),** for details of the PCC register, refer to **6.3.1 (1) Processor clock control register (PCC),** and for details of the FLPMC register, refer to **16.7.12 Flash programming mode control register (FLPMC).**

The following sequence shows the data setting of the specific registers.

<1> Disable DMA operation.

 **.** 

- <2> Set the PSW NP bit to 1 (interrupt disabled).
- <3> Write any 8-bit data in the command register (PRCMD).
- <4> Write the set data in the specific registers (using the following instructions).
	- Store instruction (ST/SST instruction)
	- Bit manipulation instruction (SET1/CLR1/NOT1 instruction)
- <5> Return the PSW NP bit to 0 (interrupt disable canceled).
- <6> If necessary, enable DMA operation.

No special sequence is required when reading the specific registers.

**Cautions 1. If an interrupt request or a DMA request is acknowledged between the time PRCMD is generated (<3>) and the specific register write operation (<4>) that follows immediately after, the write operation to the specific register is not performed and a protection error (PRERR bit of SYS register is 1) may occur. Therefore, set the NP bit of PSW to 1 (<2>) to disable the acknowledgement of INT/NMI or to disable DMA transfer.** 

 **The above also applies when a bit manipulation instruction is used to set a specific register.** 

 **A description example is given below.** 



 **rX: Value to be written to PSW rY: Value to be written back to PSW rD: Value to be set to PCC** 

 **When saving the value of PSW, the value of PSW prior to setting the NP bit must be transferred to the rY register.** 

**Cautions 2. Always stop the DMA prior to accessing specific registers.** 

- **3. When data is set to the PSC register in order to set the IDLE mode or software STOP mode, a dummy instruction must be inserted so that the routine after releasing the IDLE/software STOP mode is executed correctly. For details, refer to 6.6 Cautions on Power Save Function.**
- **4. When the FLSPM bit of the FLPMC register is manipulated to switch between the normal mode and the flash memory self-programming mode, a dummy instruction must be inserted. For details, refer to 16.7.12 Flash programming mode control register (FLPMC).**

# **(1) Command register (PRCMD)**

The command register (PRCMD) is a register used when write-accessing a specific register to prevent incorrect writing to the specific register due to the erroneous program execution.

This register can be written in 8-bit units. It becomes undefined in a read cycle.

Occurrence of illegal write operations can be checked by the PRERR bit of the SYS register.



### **(2) System status register (SYS)**

This register is allocated with status flags showing the operating state of the entire system. This register can be read/written in 8-bit or 1-bit units.



The operating conditions of PRERR flag are shown below.

#### **(a) Set conditions (PRERR = 1)**

- (1) When a write operation to the specific register took place in a state where the store instruction operation for the recent peripheral I/O was not a write operation to the PRCMD register
- (2) When the first store instruction operation following a write operation to the PRCMD register is to any peripheral I/O register (including the PRCMD register and SYS register) apart from specific registers

### **(b) Reset conditions (PRERR = 0)**

- (1) When 0 is written to the PRERR flag of the SYS register<sup>Note</sup>
- (2) At system reset
- **Note** If 0 is written to the PRERR flag immediately after writing to the PRCMD register, the PRERR flag is set to 1 (because the SYS register is not a specific register).

# **CHAPTER 4 BUS CONTROL FUNCTION**

The V850/SA1 is provided with an external bus interface function by which external memories such as ROM and RAM, and I/O can be connected.

# **4.1 Features**

- Address bus (capable of separate output)
- 16-bit data bus
- Able to be connected to external devices via the pins that have alternate functions as ports
- Wait function
	- Programmable wait function, capable of inserting up to 3 wait states per 2 blocks
	- External wait control through WAIT input pin
- Idle state insertion function
- Bus hold function

# **4.2 Bus Control Pins and Control Register**

#### **4.2.1 Bus control pins**

The following pins are used for interfacing with external devices.

#### **Table 4-1. Bus Control Pins**



The bus interface function of each pin is enabled by specifying the memory expansion mode register (MM) or the memory address output mode register (MAM). For the details of specifying an operation mode of the external bus interface, refer to **3.4.6 (1) Memory expansion mode register (MM)** and for **(2) Memory address output mode register (MAM).**

**Caution For debugging using the separate bus, refer to IE-703017-MC-EM1 User's Manual.** 

# **4.2.2 Control register**

## **(1) System control register (SYC)**

This register switches the control signals for bus interface.

The system control register can be read/written in 8-bit or 1-bit units.



# **4.3 Bus Access**

### **4.3.1 Number of access clocks**

The number of basic clocks necessary for accessing each resource is as follows.



# **Table 4-2. Number of Access Clocks**

**Remarks 1.** Unit: Clock/access

**2.** n: Number of waits inserted

### **4.3.2 Bus width**

The CPU carries out peripheral I/O access and external memory access in 8-bit, 16-bit, or 32-bit units. The following shows the operation for each access.

### **(1) Byte access (8 bits)**

Byte access is divided into two types, access to even addresses and access to odd addresses.



### **Figure 4-1. Byte Access (8 Bits)**

## **(2) Halfword access (16 bits)**

In halfword access to external memory, data is dealt with as is because the data bus is fixed to 16 bits.

## **Figure 4-2. Halfword Access (16 Bits)**



# **(3) Word access (32 bits)**

In word access to external memory, the lower halfword is accessed first and then the higher halfword is accessed.

**Figure 4-3. Word Access (32 Bits)** 



## **4.4 Memory Block Function**

The 16 MB memory space is divided into memory blocks of 1 MB units. The programmable wait function and bus cycle operation mode can be independently controlled for every two memory blocks.



#### **Figure 4-4. Memory Space**

# **4.5 Wait Function**

## **4.5.1 Programmable wait function**

To facilitate interfacing with low-speed memories and I/O devices, up to 3 data waits can be inserted in a bus cycle that starts every two memory blocks.

The number of waits can be programmed by using the data wait control register (DWC). Immediately after the system has been reset, a state in which three data waits are inserted is automatically programmed for all memory blocks.

#### **(1) Data wait control register (DWC)**

This register can be read/written in 16-bit units.



Block 0 is reserved for the internal ROM area. It is not subject to programmable wait control, regardless of the setting of DWC, and is always accessed without wait states.

The internal RAM area of block 15 is not subject to programmable wait control and is always accessed without wait states. The on-chip peripheral I/O area of this block is not subject to programmable wait control either; only wait control from each peripheral function is performed.

### **4.5.2 External wait function**

When an extremely slow device, I/O, or asynchronous system is connected, any number of wait states can be inserted in a bus cycle by sampling the external wait pin  $(\overline{WAIT})$  to synchronize with the external device.

The external wait signal is data wait only, and does not affect the access times of the internal ROM, internal RAM, and on-chip peripheral I/O areas, similar to programmable wait.

Input of the external WAIT signal can be done asynchronously to CLKOUT and is sampled at the falling edge of the clock in the T2 and TW states of the bus cycle. If the setup/hold time at sampling timing is not satisfied, the wait state may or may not be inserted in the next state.

#### **4.5.3 Relationship between programmable wait and external wait**

A wait cycle is inserted as a result of an OR operation between the wait cycle specified by the set value of programmable wait and the wait cycle controlled by the WAIT pin. In other words, the number of wait cycles is determined by whichever side has the greatest number.





For example, if the number of programmable waits and the timing of the WAIT pin input signal are as illustrated below, three wait states will be inserted in the bus cycle.





### **4.6 Idle State Insertion Function**

To facilitate interfacing with low-speed memory devices and meeting the data output float delay time on memory read accesses every two blocks, one idle state (TI) can be inserted into the current bus cycle after the T3 state. The following bus cycle starts after one idle state.

Specifying insertion of the idle state is programmable by using the bus cycle control register (BCC).

Immediately after the system has been reset, idle state insertion is automatically programmed for all memory blocks.

#### **(1) Bus cycle control register (BCC)**

This register can be read/written in 16-bit units.



Block 0 is reserved for the internal ROM area, so no idle state can be specified.

The internal RAM area and on-chip peripheral I/O area of block 15 are not subject to insertion of an idle state. Be sure to set bits 0, 2, 4, 6, 8, 10, 12, and 14 to 0. If these bits are set to 1, the operation is not guaranteed.

# **4.7 Bus Hold Function**

#### **4.7.1 Outline of function**

When the MM3 bit of the memory expansion mode register (MM) is set (1), the HLDRQ and HLDAK pin functions of P95 and P96 become valid.

When the HLDRQ pin becomes active (low) indicating that another bus master is requesting acquisition of the bus, the external address/data bus and strobe pins go into a high-impedance state<sup>Note</sup>, and the bus is released (bus hold status). When the HLDRQ pin becomes inactive (high) indicating that the request for the bus is cleared, these pins are driven again. During the bus hold period, the internal operation continues until the next external memory access.

The bus hold status can be recognized by the HLDAK pin becoming active (low).

This feature can be used to design a system where two or more bus masters exist, such as when a multi-processor configuration is used and when a DMA controller is connected.

A bus hold request is not acknowledged between the first and the second word access, and between the read access and write access in a read-modify-write access executed using a bit manipulation instruction.

**Note** The A1 to A15 pins are set to the hold state when a separate bus is used.

## **4.7.2 Bus hold procedure**

The procedure of the bus hold function is illustrated below.





### **4.7.3 Operation in power save mode**

In the IDLE or software STOP mode, the system clock is stopped. Consequently, the bus hold status is not set even if the HLDRQ pin becomes active.

In the HALT mode, the HLDAK pin immediately becomes active when the HLDRQ pin becomes active, and the bus hold status is set. When the HLDRQ pin becomes inactive, the HLDAK pin becomes inactive. As a result, the bus hold status is cleared, and the HALT mode is set again.

# **4.8 Bus Timing**

The V850/SA1 can execute read/write control for an external device using the following two modes.

- Mode using  $\overline{\text{DSTE}}$ , R/ $\overline{\text{W}}$ ,  $\overline{\text{LEEN}}$ ,  $\overline{\text{UBEN}}$ , and ASTB signals
- Mode using RD, WRL, WRH, and ASTB signals

Set these modes by using the BIC bit of the system control register (SYC) (refer to **4.2.2 (1) System control register (SYC)**).



**Figure 4-8. Memory Read (1/4)** 

**Figure 4-8. Memory Read (2/4)** 





**Figure 4-8. Memory Read (3/4)** 

**Figure 4-8. Memory Read (4/4)** 





**Figure 4-9. Memory Write (1/2)** 

**Figure 4-9. Memory Write (2/2)** 





**Figure 4-10. Bus Hold Timing** 

 $R/\overline{W}$  pin immediately before the  $HLDAK$  signal changes from high level to low level.

**Remarks 1.**  $\circ$  indicates the sampling timing when the number of programmable waits is set to 0.

**2.** The broken line indicates the high-impedance state.

## **4.9 Bus Priority**

There are four external bus cycles: bus hold, memory access, instruction fetch (branch), and instruction fetch (continuous). The bus hold cycle is given the highest priority, followed by memory access, instruction fetch (branch), and instruction fetch (continuous) in that order.

The instruction fetch cycle may be inserted between the read access and write access in a read-modify-write access.

No instruction fetch cycle is inserted between the lower halfword access and higher halfword access of word access operations.

#### **Table 4-3. Bus Priority**



# **4.10 Memory Boundary Operation Conditions**

#### **4.10.1 Program space**

- (1) Do not execute a branch to the on-chip peripheral I/O area or continuous fetch from the internal RAM area to peripheral I/O area. If a branch or instruction fetch is executed, the NOP instruction code is continuously fetched and no data is fetched from external memory.
- (2) A prefetch operation straddling over the on-chip peripheral I/O area (invalid fetch) does not take place if a branch instruction exists at the upper-limit address of the internal RAM area.

#### **4.10.2 Data space**

Only the address aligned at the halfword boundary (when the least significant bit of the address is "0")/word boundary (when the lowest 2 bits of the address are "0") is accessed by halfword (16 bits)/word (32 bits) data. Therefore, access that straddles over the memory or memory block boundary does not take place. For details, refer to **V850 Series Architecture User's Manual**.

## **CHAPTER 5 INTERRUPT/EXCEPTION PROCESSING FUNCTION**

# **5.1 Outline**

The V850/SA1 is provided with a dedicated interrupt controller (INTC) for interrupt servicing and realizes a highpowered interrupt function that can service interrupt requests from a total of 30 sources.

An interrupt is an event that occurs independently of program execution, and an exception is an event that is dependent on program execution.

The V850/SA1 can process interrupt requests from the on-chip peripheral hardware and external sources. Moreover, exception processing can be started by the TRAP instruction (software exception) or by generation of an exception event (fetching of an illegal opcode) (exception trap).

## **5.1.1 Features**

- Interrupts
	- External interrupts: 8 sources (5 sources<sup>Note</sup>)
	- Internal interrupts: 24 sources
	- 8 levels of programmable priorities
	- Mask specification for interrupt requests according to priority
	- Masks can be specified for each maskable interrupt request.
	- Noise elimination, edge detection, and valid edge of external interrupt request signal can be specified.

**Note** Number of external interrupts that can release the software STOP mode.

- Exceptions
	- Software exceptions: 32 sources
	- Exception trap: 1 source (illegal opcode exception)

The interrupt/exception sources are listed in Table 5-1.




**Notes 1.** n: 0 to FH

 $\star$ 

**2.** Available only in the µPD703014AY, 703014BY, 703015AY, 703015BY, 703017AY, 70F3015BY and 70F3017AY.

Type	Classifi- cation	Default Priority	Name	Trigger	Interrupt Source	Exception Code	Handler Address	Restored <b>PC</b>	Interrupt Control Register
Maskable	Interrupt	22	<b>INTSER1</b>	<b>UART1</b> serial error	UART1	01E0H	000001E0H	nextPC	SERIC1
		23	INTSR1	UART1 receive end	UART1	01F0H	000001F0H	nextPC	SRIC <sub>3</sub>
		24	<b>INTST1</b>	UART1 transmit end	UART1	0200H	00000200H	nextPC	STIC <sub>1</sub>
		25	<b>INTAD</b>	A/D conversion end	A/D	0210H	00000210H	nextPC	<b>ADIC</b>
		26	<b>INTDMA0</b>	DMA0 transfer end	DMA0	0220H	00000220H	nextPC	<b>DMAIC0</b>
		27	<b>INTDMA1</b>	DMA1 transfer end	DMA <sub>1</sub>	0230H	00000230H	nextPC	DMAIC1
		28	INTDMA2	DMA2 transfer end	DMA <sub>2</sub>	0240H	00000240H	nextPC	DMAIC <sub>2</sub>
		29	<b>INTWT</b>	Watch timer OVF	WT	0250H	00000250H	nextPC	<b>WTIC</b>

**Table 5-1. Interrupt Source List (2/2)** 

**Remarks 1.** Default Priority: Priority when two or more maskable interrupt requests occur at the same time. The

highest priority is 0.

 Restored PC: The value of the PC saved to EIPC or FEPC when interrupt/exception processing is started. However, the value of the PC saved when an interrupt is acknowledged during DIVH (division) instruction execution is the value of the PC of the current instruction (DIVH).

- **2.** The execution address of the illegal instruction when an illegal opcode exception occurs is calculated by (Restored PC − 4).
- **3.** The restored PC of an interrupt/exception other than RESET is the value of the PC (when an event  $occurred) + 1.$
- **4.** The non-maskable interrupt (INTWDT) and maskable interrupt (INTWDTM) are set by the WDTM4 bit of the watchdog timer mode register (WDTM).

### **5.2 Non-Maskable Interrupts**

Non-maskable interrupt requests are acknowledged unconditionally, even in the interrupt disabled (DI) status. NMI requests are not subject to priority control and take precedence over all the other interrupts.

The V850/SA1 includes the following two non-maskable interrupt requests.

- NMI pin input (NMI)
- Non-maskable watchdog timer interrupt request (INTWDT)

When the valid edge specified by rising edge specification register 0 (EGP0) and falling edge specification register 0 (EGN0) is detected at the NMI pin, an interrupt occurs.

INTWDT functions as the non-maskable interrupt (INTWDT) only in the state in which the WDTM4 bit of the watchdog timer mode register (WDTM) is set to 1.

While the service routine of a non-maskable interrupt is being executed (PSW.NP = 1), the acknowledgement of another non-maskable interrupt request is held pending. The pending NMI is acknowledged when PSW.NP is cleared to 0 after the original service routine of the non-maskable interrupt under execution has been terminated (by the RETI instruction). Note that if two or more NMI requests are input during the execution of the service routine for an NMI, the number of NMIs that will be acknowledged after PSW.NP goes to "0", is only one.

# **Caution Do not clear PSW.NP to 0 by the LDSR instruction during non-maskable interrupt servicing. If PSW.NP is cleared to 0, the interrupts afterwards cannot be acknowledged correctly.**

### **5.2.1 Operation**

If a non-maskable interrupt request is generated, the CPU performs the following processing, and transfers control to the handler routine.

- <1> Saves the restored PC to FEPC.
- <2> Saves the current PSW to FEPSW.
- <3> Writes exception codes (0010H, 0020H) to the higher halfword (FECC) of ECR.
- <4> Sets the NP and ID bits of the PSW and clears the EP bit.
- <5> Loads the handler address (00000010H, 00000020H) of the non-maskable interrupt routine to the PC, and transfers control.



**Figure 5-1. Non-Maskable Interrupt Servicing** 



### **Figure 5-2. Acknowledging Non-Maskable Interrupt Request**

### **5.2.2 Restore**

Execution is restored from non-maskable interrupt servicing by the RETI instruction.

### **Operation of RETI instruction**

When the RETI instruction is executed, the CPU performs the following processing, and transfers control to the address of the restored PC.

- (1) Restores the values of the PC and PSW from FEPC and FEPSW, respectively, because the EP bit of PSW is 0 and the NP bit of PSW is 1.
- (2) Transfers control back to the address of the restored PC and PSW.

The following illustrates how the RETI instruction is processed.



**Figure 5-3. RETI Instruction Processing** 

**Remark** The solid line shows the CPU processing flow.

### **5.2.3 NP flag**

The NP flag is a status flag that indicates that non-maskable interrupt (NMI) servicing is under execution. This flag is set when an NMI interrupt request has been acknowledged, and masks all interrupt requests to prohibit multiple interrupts from being acknowledged.



## **Figure 5-4. NP Flag (NP)**

#### **5.2.4 Noise elimination of external interrupt request input pin**

#### **(1) Noise elimination of NMI and INTP0 to INTP3 pins**

The noise of the NMI pin and INTP0 to INTP3 pins is eliminated by the noise eliminator using analog delay. Therefore, signals input to the NMI and INTP0 to INTP3 pins are not detected as an edge, unless they maintain their input level for a certain period. The edge is detected after a certain period has elapsed.

The NMI and INTP0 to INTP3 pins can be used for releasing the software STOP mode. In the software STOP mode, the system clock is not used for noise elimination because the internal system clock is stopped.

### **(2) Noise elimination of INTP4 to INTP6 pins**

The INTP4 to INTP6 pins incorporate a digital noise eliminator. If the input level of the INTP pin is detected by the sampling clock (fxx) and the same level is not detected three successive times, the input pulse is eliminated as a noise. In the software STOP mode, the INTP4 to INTP6 pins cannot be used for releasing the software STOP mode because the internal system clock is stopped. Note the following.

- If the input pulse width is between 2 and 3 clocks, whether the input pulse is detected as a valid edge or eliminated as noise is undefined. To securely detect the level as a valid edge, the same level input of 3 clocks or more is required.
- When noise is generated in synchronization with the sampling clock, this may not be recognized as noise. In this case, eliminate the noise by adding a filter to the input pin.

#### **5.2.5 Edge detection function of external interrupt request input pin**

The NMI pin valid edge can be selected from the following four types: falling edge, rising edge, both edges, or neither edge.

Rsing edge specification register 0 (EGP0) and falling edge specification register 0 (EGN0) specify the valid edge of the external interrupt. These two registers can be read/written in 1-bit or 8-bit units.

 After reset, the valid edge of the external interrupt request input pin is set to the "detect neither rising nor falling edge" state. Therefore, the NMI pin functions as a normal port and an interrupt request cannot be acknowledged, unless a valid edge is specified by using the EGP0 and EGN0 registers.

When using the P00 pin as an output port, set the NMI pin valid edge to "detect neither rising nor falling edge". When using the P01 to P07 pins as an output port, set the valid edges of the INTP0 to INTP6 pins to "detect neither rising nor falling edge" or mask the interrupt requests.

## **(1) Rising edge specification register 0 (EGP0)**



### **(2) Falling edge specification register 0 (EGN0)**



### **5.3 Maskable Interrupts**

Maskable interrupt requests can be masked by interrupt control registers. The V850/SA1 has 30 maskable interrupt sources (refer to **5.1.1 Features**).

If two or more maskable interrupt requests are generated at the same time, they are acknowledged according to the default priority. In addition to the default priority, eight levels of priorities can be specified by using the interrupt control registers, allowing programmable priority control.

When an interrupt request has been acknowledged, the acknowledgement of other maskable interrupts is disabled and the interrupt disabled (DI) status is set.

When the EI instruction is executed in an interrupt servicing routine, the interrupt enabled (EI) status is set which enables interrupts having a higher priority to immediately interrupt the current service routine in progress. Note that only interrupts with a higher priority will have this capability; interrupts with the same priority level cannot be nested.

To use multiple interrupts, it is necessary to save EIPC and EIPSW to memory or a register before executing the EI instruction, and restore EIPC and EIPSW to the original values by executing the DI instruction before the RETI instruction.

When the WDTM4 bit of the watchdog timer mode register (WDTM) is set to 0, the watchdog timer overflow interrupt functions as a maskable interrupt (INTWDTM).

#### **5.3.1 Operation**

If a maskable interrupt occurs by INT input, the CPU performs the following processing, and transfers control to a handler routine.

- <1> Saves the restored PC to EIPC.
- <2> Saves the current PSW to EIPSW.
- <3> Writes an exception code to the lower halfword of ECR (EICC).
- <4> Sets the ID bit of the PSW and clears the EP bit.
- <5> Loads the corresponding handler address to the PC, and transfers control.

The INT input masked by INTC and the INT input that occurs during the other interrupt servicing (when PSW.NP = 1 or PSW.ID = 1) are internally held pending. When the interrupts are unmasked, or when PSW.NP = 0 and PSW.ID

= 0 by using the RETI and LDSR instructions, the pending INT is input to start the new maskable interrupt servicing. How the maskable interrupts are serviced is shown below.



**Figure 5-5. Maskable Interrupt Servicing** 

#### **5.3.2 Restore**

To restore execution from maskable interrupt servicing, the RETI instruction is used.

#### **Operation of RETI instruction**

When the RETI instruction is executed, the CPU performs the following steps, and transfers control to the address of the restored PC.

- (1) Restores the values of the PC and PSW from EIPC and EIPSW because the EP bit of the PSW is 0 and the NP bit of the PSW is 0.
- (2) Transfers control to the address of the restored PC and PSW.

The processing of the RETI instruction is shown below.





#### **5.3.3 Priorities of maskable interrupts**

The V850/SA1 provides multiple interrupt servicing in which an interrupt is acknowledged while another interrupt is being serviced. Multiple interrupts can be controlled by priority levels.

There are two types of priority level control: control based on the default priority levels, and control based on the programmable priority levels which are specified by the interrupt priority level specification bit (xxPRn). When two or more interrupts having the same priority level specified by xxPRn are generated at the same time, interrupts are serviced in order depending on the priority level allocated to each interrupt request type (default priority level) beforehand. For more information, refer to **Table 5-1 Interrupt Source List**. Programmable priority control customizes interrupt requests into eight levels by setting the priority level specification flag.

Note that when an interrupt request is acknowledged, the ID flag of the PSW is automatically set to "1". Therefore, when multiple interrupts are to be used, clear the ID flag to "0" beforehand (for example, by placing the EI instruction into the interrupt servicing program) to set the interrupt enabled mode.

- **Remark** xx: Identification name of each peripheral unit (refer to **Table 5-2**)
	- n: Number of each peripheral unit (refer to **Table 5-2**)











**Figure 5-8. Example of Servicing Interrupt Requests Generated Simultaneously** 

### **5.3.4 Interrupt control register (xxICn)**

An interrupt control register is assigned to each maskable interrupt and sets the control conditions for each maskable interrupt request. The interrupt control register can be read/written in 8-bit or 1-bit units.

**Cautions 1. If the following three conditions conflict, interrupt servicing will be performed twice. However, interrupt servicing is not performed twice if DMA is not being used.** 

- • **Execution of bit manipulation instruction for interrupt request flag (xxIFn)**
- • **Interrupt request generated by the same hardware interrupt control register (xxICn) as the interrupt request flag (xxIFn)**
- • **DMA activated during execution of bit manipulation instruction for interrupt request flag (xxIFn)**

**Two software-based countermeasures are shown below.** 

- { **Insert the DI and EI instructions before and after (respectively) the software bit manipulation instruction to avoid jumping to an interrupt immediately after execution of the bit manipulation instruction.**
- { **Because interrupts are disabled (DI state) by hardware after an interrupt request has been acknowledged, clear the interrupt request flag (xxIFn) before executing the EI instruction in each interrupt servicing routine.**
- **2. Read the xxIFn bit of the xxICn register with interrupts disabled. When the xxIFn bit is read with interrupts enabled, a normal value may not be read if the interrupt acknowledgement timing and the bit reading timing conflict.**



The address and bits of each interrupt control register are as follows.

Address		Bit								
	Register	$\overline{7}$	$6\phantom{a}$	5	4	3	$\overline{2}$	1	0	
FFFFF100H	<b>WDTIC</b>	<b>WDTIF</b>	<b>WDTMK</b>	0	0	0	WDTPR2	WDTPR1	WDTPR0	
FFFFF102H	PIC <sub>0</sub>	PIF <sub>0</sub>	PMK <sub>0</sub>	$\mathbf 0$	0	0	PPR <sub>02</sub>	PPR01	PPR00	
FFFFF104H	PIC <sub>1</sub>	PIF <sub>1</sub>	PMK <sub>1</sub>	0	0	0	PPR <sub>12</sub>	PPR <sub>11</sub>	PPR10	
FFFFF106H	PIC <sub>2</sub>	PIF <sub>2</sub>	PMK <sub>2</sub>	$\Omega$	0	$\Omega$	PPR <sub>22</sub>	PPR <sub>21</sub>	PPR <sub>20</sub>	
FFFFF108H	PIC <sub>3</sub>	PIF <sub>3</sub>	PMK3	$\mathbf 0$	0	$\Omega$	PPR <sub>32</sub>	PPR31	PPR <sub>30</sub>	
FFFFF10AH	PIC <sub>4</sub>	PIF4	PMK4	$\mathbf 0$	0	0	PPR <sub>42</sub>	PPR41	PPR40	
FFFFF10CH	PIC <sub>5</sub>	PIF <sub>5</sub>	PMK <sub>5</sub>	$\mathbf 0$	0	0	PPR <sub>52</sub>	PPR <sub>51</sub>	<b>PPR50</b>	
FFFFF10EH	PIC <sub>6</sub>	PIF <sub>6</sub>	PMK <sub>6</sub>	0	0	0	PPR <sub>62</sub>	PPR61	PPR60	
FFFFF110H	WTIIC	<b>WTIIF</b>	<b>WTIMK</b>	$\Omega$	0	$\Omega$	WTIPR <sub>2</sub>	WTIPR1	<b>WTIPRO</b>	
FFFFF112H	TMIC00	TMIF00	TMMK00	$\Omega$	0	$\Omega$	<b>TMPR002</b>	TMPR001	TMPR000	
FFFFF114H	TMIC01	TMIF01	TMMK01	$\mathbf 0$	0	0	TMPR012	TMPR011	<b>TMPR010</b>	
FFFFF116H	TMIC <sub>10</sub>	TMIF10	TMMK10	$\mathbf 0$	0	0	<b>TMPR102</b>	<b>TMPR101</b>	<b>TMPR100</b>	
FFFFF118H	TMIC <sub>11</sub>	TMIF11	TMMK11	0	0	0	<b>TMPR112</b>	TMPR111	TMPR110	
FFFFF11AH	TMIC <sub>2</sub>	TMIF <sub>2</sub>	TMMK <sub>2</sub>	0	0	0	TMPR22	TMPR21	TMPR <sub>20</sub>	
FFFFF11CH	TMIC <sub>3</sub>	TMIF <sub>3</sub>	TMMK3	$\Omega$	0	$\Omega$	TMPR32	TMPR31	TMPR30	
FFFFF11EH	TMIC4	TMIF4	TMMK4	$\mathbf 0$	0	0	TMPR42	TMPR41	TMPR40	
FFFFF120H	TMIC5	TMIF5	TMMK5	$\Omega$	0	0	TMPR52	TMPR51	TMPR50	
FFFFF122H	<b>CSIC0</b>	CSIF <sub>0</sub>	CSMK0	0	0	0	CSPR02	CSPR01	CSPR00	
FFFFF124H	<b>SERICO</b>	<b>SERIF0</b>	<b>SERMK0</b>	$\mathbf 0$	0	0	SERPR02	SERPR01	SERPR00	
FFFFF126H	CSIC <sub>1</sub>	CSIF <sub>1</sub>	CSMK1	$\Omega$	0	$\Omega$	CSPR <sub>12</sub>	CSPR <sub>11</sub>	CSPR <sub>10</sub>	
FFFFF128H	STIC <sub>0</sub>	STIF <sub>0</sub>	STMK0	$\mathbf 0$	0	0	STPR02	STPR01	STPR00	
FFFFF12AH	CSIC <sub>2</sub>	CSIF <sub>2</sub>	CSMK <sub>2</sub>	$\mathbf 0$	0	0	CSPR22	CSPR21	CSPR <sub>20</sub>	
FFFFF12CH	SERIC1	SERIF1	SERMK1	$\mathbf 0$	0	0	SERPR12	SERPR11	SERPR10	
FFFFF12EH	SRIC <sub>1</sub>	SRIF1	SRMK1	0	0	0	SRPR12	SRPR11	SRPR10	
FFFFF130H	STIC <sub>1</sub>	STIF <sub>1</sub>	STMK1	$\Omega$	0	$\Omega$	STPR <sub>12</sub>	STPR11	STPR <sub>10</sub>	
FFFFF132H	<b>ADIC</b>	<b>ADIF</b>	<b>ADMK</b>	$\mathbf 0$	0	0	ADPR <sub>2</sub>	ADPR1	ADPR0	
FFFFF134H	DMAIC0	<b>DMAIF0</b>	<b>DMAMK0</b>	$\mathbf 0$	0	0	DMAPR02	DMAPR01	DMAPR00	
FFFFF136H	DMAIC1	DMAIF1	DMAMK1	$\mathbf 0$	0	0	DMAPR12	DMAPR11	DMAPR10	
FFFFF138H	DMAIC <sub>2</sub>	DMAIF <sub>2</sub>	DMAMK2	$\mathbf 0$	0	0	DMAPR22	DMAPR21	DMAPR20	
FFFFF13AH	<b>WTIC</b>	WTIF	<b>WTMK</b>	$\Omega$	0	$\Omega$	WTPR <sub>2</sub>	WTPR1	WTPR0	

**Table 5-2. Interrupt Control Register (xxICn)** 

#### **5.3.5 In-service priority register (ISPR)**

This register holds the priority level of the maskable interrupt currently acknowledged. When an interrupt request is acknowledged, the bit of this register corresponding to the priority level of that interrupt is set to 1 and remains set while the interrupt is serviced.

When the RETI instruction is executed, the bit corresponding to the interrupt request having the highest priority is automatically reset to 0 by hardware. However, it is not reset when execution is returned from non-maskable interrupt processing or exception processing.

This register is read-only in 8-bit or 1-bit units.

**Caution Read the ISPR register with interrupts disabled. When the ISPR register is read with interrupts enabled, a normal value may not be read if the interrupt acknowledgement timing and the bit reading timing conflict.** 



# **5.3.6 ID flag**

The interrupt disable status flag (ID) of the PSW controls the enabling and disabling of maskable interrupt requests. As a status flag, it also displays the current maskable interrupt acknowledgment status.





### **5.3.7 Watchdog timer mode register (WDTM)**

This register can be read/written in 8-bit or 1-bit units (for details, refer to **CHAPTER 9 WATCHDOG TIMER**).



## **5.4 Software Exceptions**

A software exception is generated when the CPU executes the TRAP instruction, and can be always acknowledged.

• TRAP instruction format: TRAP vector (where vector is 0 to 1FH)

For details of the instruction function, refer to the **V850 Series Architecture User's Manual.** 

#### **5.4.1 Operation**

If a software exception occurs, the CPU performs the following processing, and transfers control to the handler routine.

- (1) Saves the restored PC to EIPC.
- (2) Saves the current PSW to EIPSW.
- (3) Writes an exception code to the lower 16 bits (EICC) of ECR (interrupt source).
- (4) Sets the EP and ID bits of PSW.
- (5) Loads the handler address (00000040H or 00000050H) of the software exception routine in the PC, and transfers control.

How a software exception is processed is shown below.



### **Figure 5-10. Software Exception Processing**

### **5.4.2 Restore**

To restore or return execution from the software exception service routine, the RETI instruction is used.

### **Operation of RETI instruction**

When the RETI instruction is executed, the CPU performs the following steps, and transfers control to the address of the restored PC.

- (1) Restores the restored PC and PSW from EIPC and EIPSW because the EP bit of the PSW is 1.
- (2) Transfers control to the address of the restored PC and PSW.

The processing of the RETI instruction is shown below.



### **Figure 5-11. RETI Instruction Processing**

## **5.4.3 EP flag**

The EP flag in the PSW is a status flag used to indicate that exception processing is in progress. It is set when an exception occurs.





### **5.5 Exception Trap**

The exception trap is an interrupt that is requested when illegal execution of an instruction takes place. In the V850/SA1, an illegal opcode exception (ILGOP: Illegal Opcode Trap) is considered as an exception trap.

• Illegal opcode exception: Occurs if the sub opcode field of the instruction to be executed next is not a valid opcode.

### **5.5.1 Illegal opcode definition**

An illegal opcode is defined to be a 32-bit word with bits 5 to 10 being 111111B and bits 23 to 26 being 0011B to 1111B.





### **5.5.2 Operation**

If an exception trap occurs, the CPU performs the following processing, and transfers control to the handler routine.

- (1) Saves the restored PC to EIPC.
- (2) Saves the current PSW to EIPSW.
- (3) Writes an exception code (0060H) to the lower 16 bits (EICC) of ECR.
- (4) Sets the EP and ID bits of the PSW.
- (5) Loads the handler address (00000060H) for the exception trap routine to the PC, and transfers control.

How the exception trap is processed is shown below.



**Figure 5-14. Exception Trap Processing** 

### **5.5.3 Restore**

To restore or return execution from the exception trap, the RETI instruction is used.

## **Operation of RETI instruction**

When the RETI instruction is executed, the CPU performs the following processing, and transfers control to the address of the restored PC.

- (1) Restores the restored PC and PSW from EIPC and EIPSW because the EP bit of the PSW is 1.
- (2) Transfers control to the address of the restored PC and PSW.

The processing of the RETI instruction is shown below.





### **5.6 Priority Control**

#### **5.6.1 Priorities of interrupts and exceptions**



#### **Table 5-3. Priorities of Interrupts and Exceptions**

RESET: Reset

NMI: Non-maskable interrupt

INT: Maskable interrupt

TRAP: Software exception

ILGOP: Illegal opcode exception

\*: The item on the left ignores the item above.

 $\times$ : The item on the left is ignored by the item above.

↑: The item above is higher than the item on the left in priority.

←: The item on the left is higher than the item above in priority.

#### **5.6.2 Multiple interrupts**

Multiple interrupt servicing is a function that allows the nesting of interrupts. If a higher priority interrupt is generated and acknowledged, it will be allowed to stop a current interrupt servicing routine in progress. Execution of the original routine will resume once the higher priority interrupt routine is completed.

If an interrupt with a lower or equal priority is generated and a service routine is currently in progress, the later interrupt will be held pending.

Multiple interrupt servicing control is performed when in the interrupt enabled state (ID = 0). Even in an interrupt servicing routine, the interrupt enabled state (ID = 0) must be set.

If a maskable interrupts are enabled or an exception is generated during a service program of a maskable interrupt or exception, EIPC and EIPSW must be saved.

The following example shows the procedure of interrupt nesting.

#### **(1) To acknowledge maskable interrupts in service program**

Service program of maskable interrupt or exception

... ... • Save EIPC to memory or register

- Save EIPSW to memory or register
- EI instruction (enables interrupt acknowledgement)
- DI instruction (disables interrupt acknowledgement)
- Restore saved value to EIPSW
- Restore saved value to EIPC
- RETI instruction

... ...

← Acknowledgement of interrupt such as INTP input.

#### **(2) To generate exception in service program**

Service program of maskable interrupt or exception



Priorities 0 to 7 (0 is the highest) can be programmed for each maskable interrupt request for multiple interrupt servicing control. To set a priority level, write values to the xxPRn0 to xxPRn2 bits of the interrupt request control register (xxICn) corresponding to each maskable interrupt request. At reset, the interrupt request is masked by the xxMKn bit, and the priority level is set to 7 by the xxPRn0 to xxPRn2 bits.

**Remark** xx: Identification name of each peripheral unit (refer to **Table 5-2**)

n: Number of each peripheral unit (refer to **Table 5-2**)

#### **Priorities of maskable interrupts**

(High) Level 0 > Level 1 > Level 2 > Level 3 > Level 4 > Level 5 > Level 6 > Level 7 (Low)

Interrupt servicing that has been suspended as a result of multiple interrupt servicing is resumed after the interrupt servicing of the higher priority has been completed and the RETI instruction has been executed.

A pending interrupt request is acknowledged after the current interrupt servicing has been completed and the RETI instruction has been executed.

# **Caution In the non-maskable interrupt servicing routine (time until the RETI instruction is executed), maskable interrupts are not acknowledged but are suspended.**

# **5.7 Interrupt Latency Time**

The following table describes the V850/SA1 interrupt latency time (from interrupt request generation to start of interrupt servicing).



## **Figure 5-16. Pipeline Operation at Interrupt Request Acknowledgement**

## **5.8 Periods in Which Interrupts Are Not Acknowledged**

An interrupt is acknowledged while an instruction is being executed. However, no interrupt will be acknowledged between an interrupt request non-sample instruction and the next instruction.

### **Interrupt request non-sample instructions**

- EI instruction
- DI instruction
- LDSR reg2, 0x5 instruction (vs. PSW)

#### **5.8.1 Interrupt request valid timing after EI instruction**

When an interrupt request signal is generated (IF flag  $= 1$ ) in the status in which the DI instruction is executed (interrupts disabled) and interrupts are not masked (MK flag = 0), seven system clocks are required from the execution of the EI instruction (interrupts enabled) to the interrupt request acknowledgement by the CPU. The CPU does not acknowledge interrupt requests if the DI instruction (interrupts disabled) is executed during the seven system clocks.

Therefore, seven system clocks worth of instruction execution clocks must be inserted after the EI instruction (interrupts enabled). However, under the following conditions, interrupt requests cannot be acknowledged even if the seven system clocks are secured, so securing under the following conditions is prohibited.

- In IDLE/software STOP mode
- An interrupt request non-sampling instruction (instruction to manipulate the PSW.ID bit) is executed
- An interrupt request control register (xxICn) is accessed

The following shows an example of program processing.

### **[Program processing example]**





#### **Figure 5-17. Pipeline Flow and Interrupt Request Signal Generation Timing**

#### **5.9 Interrupt Control Register Bit Manipulation Instructions During DMA Transfer**

To manipulate the bits of the interrupt control register (xxICn) in the EI state when using the DMA function, execute the DI instruction before manipulation and EI instruction after manipulation. Alternatively, clear (0) the xxIF bit at the start of the interrupt servicing routine.

When not using the DMA function, these manipulations are not necessary.

**Remark** xx: Peripheral unit identification name (see **Table 5-2**)

N: Peripheral unit number (see **Table 5-2**)

## **CHAPTER 6 CLOCK GENERATION FUNCTION**

### **6.1 General**

The clock generator is a circuit that generates the clock pulses that are supplied to the CPU and peripheral hardware. There are two types of clock oscillators.

#### **(1) Main clock oscillator**

This oscillator has an oscillation frequency of 2 to 20 MHz. Oscillation can be stopped by setting the software STOP mode or by setting the processor clock control register (PCC). Oscillation is also stopped during a reset.

External clocks can be directly input. At this time, input a clock signal only to the X1 pin and leave the X2 pin open.

- **Cautions 1. When the main clock oscillator is stopped by inputting a reset or setting the software STOP mode, the oscillation stabilization time is secured after the stop mode is released. This oscillation stabilization time is set via the oscillation stabilization time select register (OSTS). The watchdog timer is used as the timer that counts the oscillation stabilization time.** 
	- **2. If stoppage of the main clock is released by clearing MCK to 0 after the main clock is stopped by setting the MCK bit in the PCC register to 1, the oscillation stabilization time is not secured.**

#### **(2) Subclock oscillator**

This circuit has an oscillation frequency of 32.768 kHz. Its oscillation is not stopped when the software STOP mode is set, neither is it stopped when a reset is input. To stop oscillation, connect the XT1 pin to Vss.

External clocks can be directly input. At this time, input a clock signal to the XT1 pin and input its inverted signal to the XT2 pin.

## **6.2 Configuration**

 $\star$ 



**Figure 6-1. Clock Generator** 

## **6.3 Clock Output Function**

This function outputs the CPU clock via the CLKOUT pin.

When clock output is enabled, the CPU clock is output via the CLKOUT pin. When it is disabled, a low-level signal is output via the CLKOUT pin.

Output is stopped in the IDLE or software STOP mode (fixed to low level).

This function is controlled via the DCLK1 and DCLK0 bits in the PSC register.

The high-impedance status is set during the reset period. After reset is released, a low level is output.

## **Caution While CLKOUT is being output, do not change the CPU clock (CK2 to CK0 bits of PCC register).**

## **6.3.1 Control registers**

# **(1) Processor clock control register (PCC)**

This is a specific register. It can be written to only when a specified combination of sequences is used (see **3.4.9 Specific registers**). This register can be read/written in 8-bit or 1-bit units.



 $\star$ 

#### **(a) Example of main clock operation** → **subclock operation setup**

 $\langle -1 \rangle$  CK2  $\leftarrow$  1: Bit manipulation instructions are recommended. Do not change CK1 and CK0. <2> Subclock operation: The maximum number of the following instructions is required before subclock operation after the CK2 bit is set. (CPU clock frequency before setting/subclock frequency)  $\times$  2 Therefore, insert the wait described above using a program.  $<$ 3> MCK  $\leftarrow$  1: Only when the main clock is stopped.

#### **(b) Example of subclock operation** → **main clock operation setup**

 $\langle -1 \rangle$  MCK  $\leftarrow 0$ : Main clock oscillation start

 $\lambda$ 

- <2> Insert a wait using a program and wait until the main clock oscillation stabilization time elapses.
- <3> CK2 ← 0: Bit manipulation instructions are recommended. Do not change CK1 and CK0.
- <4> Main clock operation: At least two instructions are required before main clock operation after the CK2 bit is set.

# **(2) Power save control register (PSC)**

This is a specific register. It can be written to only when a specified combination of sequences is used (see **3.4.9 Specific registers**).

This register can be read/written in 8-bit or 1-bit units.


#### **(3) Oscillation stabilization time select register (OSTS)**

This register can be read/written in 8-bit units.



#### **6.4 Power Save Functions**

#### **6.4.1 General**

This product provides the following power saving functions.

These modes can be combined and switched to suit the target application, which enables effective implementation of low-power systems.

#### **(1) HALT mode**

When in this mode, the clock's oscillator continues to operate but the CPU's operating clock is stopped. A clock continues to be supplied for other on-chip peripheral functions to maintain operation of those functions. This enables the system's total power consumption to be reduced.

A dedicated instruction (the HALT instruction) is used to switch to HALT mode.

#### **(2) IDLE mode**

This mode stops the entire system by stopping the CPU's operating clock as well as the operating clock for onchip peripheral functions other than for the watch timer while the clock oscillator is still operating. However, the subclock continues to operate and supplies a clock to the on-chip peripheral functions.

When this mode is released, there is no need for the oscillator to wait for the oscillation stabilization time, so normal operation can be resumed quickly.

When the IDLE bit of the power save control register (PSC) is set to 1, the system switches to IDLE mode.

#### **(3) Software STOP mode**

This mode stops the entire system by stopping the main clock oscillator. The subclock continues to be supplied to keep on-chip peripheral functions operating. If a subclock is not used, ultra low power consumption mode (current that flows through the on-chip feedback resistor of the subclock oscillator and leakage current only are flowing) is set. Software STOP mode setting is prohibited if the CPU is operating via the subclock. If the STP bit of the PSC register is set to 1, the system enters software STOP mode.

#### **(4) Subclock operation**

In this mode, the CPU clock is set to operate using the subclock and the MCK bit of the PCC register is set to 1 to set low power consumption mode in which the entire system operates using only the subclock. When HALT mode is set, the CPU's operating clock is stopped so that power consumption can be reduced. When IDLE mode is set, the CPU's operating clock and some peripheral functions (DMAC and BCU) are stopped, so that power consumption can be reduced even more than in HALT mode.

#### **6.4.2 HALT mode**

### **(1) Settings and operating states**

In this mode, the clock's oscillator continues to operate but the CPU's operating clock is stopped. A clock continues to be supplied for other on-chip peripheral functions to maintain operation of those functions. When HALT mode is set while the CPU is idle, it enables the system's total power consumption to be reduced.

In HALT mode, execution of programs is stopped but the contents of all registers and internal RAM are retained as they were just before HALT mode was set. In addition, all on-chip peripheral functions that do not depend on instruction processing by the CPU continue operating.

HALT mode can be set by executing the HALT instruction. It can be set when the CPU is operating via either the main clock or subclock.

The operating statuses in the HALT mode are listed in Table 6-1.

#### **(2) Release of HALT mode**

HALT mode can be released by an NMI request, an unmasked maskable interrupt request, or RESET input.

#### **(a) Release by interrupt request**

HALT mode is released regardless of the priority level when an NMI request or an unmasked maskable interrupt request occurs. However, the following occurs if HALT mode was set as part of an interrupt servicing routine.

- **(i)** Only HALT mode is released when an interrupt request that has a lower priority level than the interrupt currently being serviced occurs, and the lower-priority interrupt request is not acknowledged. The interrupt request itself is retained.
- **(ii)** When an interrupt request (including NMI request) that has a higher priority level than the interrupt currently being serviced occurs, HALT mode is released and the interrupt request is acknowledged.

#### **(b) Release by RESET pin input**

This is the same as for normal reset operations.



### **Table 6-1. Operating Statuses in HALT Mode (1/2)**

**Note** Available only in the µPD703014AY, 703014BY, 703015AY, 703015BY, 703017AY, 70F3015BY, and 70F3017AY

 $\star$ 



### **Table 6-1. Operating Statuses in HALT Mode (2/2)**

**Note** Even when the HALT instruction has been executed, the instruction fetch operation continues until the onchip instruction prefetch queue becomes full. Once it is full, operation stops in the status shown in Table 6- 1.

### **6.4.3 IDLE mode**

#### **(1) Settings and operating states**

This mode stops the entire system except the watch timer by stopping the on-chip main clock supply while the clock oscillator is still operating. Supply to the subclock continues. When this mode is released, there is no need for the oscillator to wait for the oscillation stabilization time, so normal operation can be resumed quickly.

In IDLE mode, program execution is stopped and the contents of all registers and internal RAM are retained as they were just before IDLE mode was set. In addition, on-chip peripheral functions are stopped (except for peripheral functions that are operating with the subclock). External bus hold requests (HLDRQ) are not acknowledged.

When the IDLE bit of the power save control register (PSC) is set to 1, the system switches to IDLE mode. The operating statuses in IDLE mode are listed in Table 6-2.

### **(2) Release of IDLE mode**

IDLE mode can be released by a non-maskable interrupt, an unmasked interrupt request output from an on-chip peripheral I/O that can be operated, or RESET pin input.



#### **Table 6-2. Operating Statuses in IDLE Mode (1/2)**

**Note** Available only in the µPD703014AY, 703014BY, 703015AY, 703015BY, 703017AY, 70F3015BY, and 70F3017AY





#### **6.4.4 Software STOP mode**

#### **(1) Settings and operating states**

This mode stops the entire system by stopping the main clock oscillator to stop supplying the internal main clock. The subclock oscillator continues operating and the on-chip subclock supply is continued.

When the subclock is not used, low power consumption of only the current flowing through the on-chip feed-back resistor and leakage current is realized.

In this mode, program execution is stopped and the contents of all registers and internal RAM are retained as they were just before software STOP mode was set. On-chip peripheral functions also stop operation (peripheral functions operating on the subclock are not stopped). External bus hold requests (HLDRQ) are not acknowledged.

This mode can be set only when the main clock is being used as the CPU clock. This mode is set when the STP bit in the power save control register (PSC) has been set to 1.

Do not set this mode when the subclock has been selected as the CPU clock.

The operating statuses in software STOP mode are listed in Table 6-3.

#### **(2) Release of software STOP mode**

Software STOP mode can be released by a non-maskable interrupt, an unmasked interrupt request output from an on-chip peripheral I/O that can be operated, or RESET input.

When the software STOP mode is released, the oscillation stabilization time is secured.



### **Table 6-3. Operating Statuses in Software STOP Mode**

**Note** Available only in the µPD703014AY, 703014BY, 703015AY, 703015BY, 703017AY, 70F3015BY, and 70F3017AY

 $\star$ 

## **6.5 Oscillation Stabilization Time**

The following shows the methods for specifying the length of the oscillation stabilization time required to stabilize the oscillator following release of software STOP mode.

#### **(1) Release non-maskable interrupt or by unmasked interrupt request**

Software STOP mode is released by a non-maskable interrupt or an unmasked interrupt request. When an interrupt is input to this pin, the counter (watchdog timer) starts counting and the count time is the length of time that must elapse for stabilization of the oscillator's clock output.

The oscillation stabilization time is set by the oscillation stabilization time select register (OSTS).

# **Oscillation stabilization time =· · WDT count time**

After the specified amount of time has elapsed, system clock output starts and processing branches to the interrupt handler address.



#### **Figure 6-2. Oscillation Stabilization Time**

### **(2) Use of RESET pin to secure time (RESET pin input)**

For securing time with the RESET pin, refer to **CHAPTER 15 RESET FUNCTION**. The oscillation stabilization time is  $2^{19}$ /fxx according to the value of the OSTS register after reset.

#### **6.6 Cautions on Power Save Function**

#### **(1) While an instruction is being executed on internal ROM**

To set the power save mode (IDLE mode or software STOP mode) while an instruction is being executed on the internal ROM, insert a NOP instruction as a dummy instruction to correctly execute the routine after releasing the power save mode.

The following shows the sequence of setting the power save mode.

- <1> Disable DMA operation.
- <2> Disable interrupts (set NP bit of PSW to 1).
- <3> Write 8-bit data to the command register (PRCMD).
- <4> Write setting data to the power save control register (PSC) (using the following instructions).
	- Store instruction (ST/SST instruction)
	- Bit manipulation instruction (SET1/CLR1/NOT1 instruction)
- <5> Clear the interrupt disabled state (re-set the NP bit of the PSW to 0).
- <6> Insert NOP instructions (2 or 5 instructions).
- <7> If DMA operation is necessary, enable DMA operation.

## **Cautions 1. Insert two NOP instructions if the ID bit value of the PSW is not changed by the execution of the instruction that clears the NP bit to 0 (<5>), and insert five NOP instructions if changed. The following shows a description example.**

#### **[Description example] : When using PSC register**

```
LDSR rX.5 ; NP bit = 1
ST.B r0, PRCMD[r0] ; Write to PRCMD
ST.B rD, RSC[r0] ; PSC register setting
LDSR rY, 5 ; NP bit = 0
NOP ; Dummy instructions (2 or 5 instructions)
:
NOP
(next instruction) ; Execution routine after releasing IDLE/software STOP 
                    mode
```
- rX: Value to be written to PSW
- rY: Value to be rewritten to PSW
- rD: Value to be set to PSC

:

 **When saving the PSW value, transfer the PSW value before setting the NP bit to the rY register.** 

 **2. The instructions (<5> interrupt disable clear, <6> NOP instruction) following the store instruction to the PSC register for setting the IDLE mode and software STOP mode are executed before entering the power save mode.** 

#### **(2) While an instruction is being executed on external ROM**

- (i) Do not set the power save mode (IDLE or software STOP mode) while an instruction is being executed on the external ROM.
- (ii) To set the power save mode (IDLE or software STOP mode) while an instruction is being executed on the external ROM, handle as follows.
	- <1> Insert six NOP instructions 4 bytes after the instruction that writes to the PSC register.
	- <2> Insert the BR \$+2 instruction following the NOP instruction to eliminate the discrepancy of the program counter (PC).

### **[Processing program example]**

```
LDSR rX.5 ; NP bit = 1
ST.B r0, PRCMD[r0] ; Write to PRCMD
ST.B rD, RSC[r0] ; PSC register setting
LDSR rY, 5 ; NP bit = 0
NOP ; NOP instruction (6 instructions)
NOP 
NOP 
NOP 
NOP 
NOP 
BR $+2 ; Eliminate discrepancy of PC
```
rX: Value to be written to PSW

rY: Value to be rewritten to PSW

rD: Value to be set to PSC

## **CHAPTER 7 TIMER/COUNTER FUNCTION**

## **7.1 16-Bit Timers (TM0, TM1)**

### **7.1.1 Outline**

- 16-bit capture/compare registers: 2 (CRn0, CRn1)
- Independent capture/trigger inputs: 2 (TIn0, TIn1)
- Support of output of capture/match interrupt request signals (INTTMn0, INTTMn1)
- Event input (shared with TIn0) via digital noise eliminator and support of edge specification
- Timer output operated by match detection: 1 each (TOn) When using the P34/TO0 and P35/TO1 pins as the TO0 and TO1 pins (timer output), set the value of port 3 (P3) to 0 (low-level output) and the port 3 mode register (PM3) to 0 (port output mode). The logical sum (ORed) value of the output of the port and the timer is output.

**Remark**  $n = 0, 1$ 

### **7.1.2 Functions**

TM0 and TM1 have the following functions.

- Interval timer
- PPG output
- Pulse width measurement
- External event counter
- Square wave output
- One-shot pulse output

The block diagram is shown below.



**Figure 7-1. Block Diagram of TM0 and TM1** 

#### **(1) Interval timer**

Generates an interrupt at predetermined time intervals.

#### **(2) PPG output**

Can output a square wave whose frequency and output pulse width can be changed arbitrarily.

#### **(3) Pulse width measurement**

Can measure the pulse width of a signal input from an external source.

#### **(4) External event counter**

Can measure the number of pulses of a signal input from an external source.

#### **(5) Square wave output**

Can output a square wave of any frequency.

### **(6) One-shot pulse output**

Can output a one-shot pulse with any output pulse width.

### **7.1.3 Configuration**

Timers 0 and 1 consist of the following hardware.

#### **Table 7-1. Configuration of Timers 0 and 1**



#### **Remark**  $n = 0, 1$

#### **(1) 16-bit timer registers 0, 1 (TM0, TM1)**

TMn is a 16-bit read-only register that counts count pulses.

The counter is incremented in synchronization with the rising edge of the input clock. If the count value is read during operation, input of the count clock is temporarily stopped, and the count value at that point is read. The count value is reset to 0000H in the following cases.

- <1> At RESET input
- <2> If TMCn3 and TMCn2 are cleared
- <3> If the valid edge of TIn0 is input in the mode in which the timer is created and started on inputting the valid edge of TIn0
- <4> If TMn and CRn0 match in the clear and start mode entered on a match between TMn and CRn0
- <5> If OSPTn is set or if the valid edge of TIn0 is input in the one-shot pulse output mode

#### **(2) Capture/compare registers 00, 10 (CR00, CR10)**

CRn0 is a 16-bit register that functions as a capture register and as a compare register. Whether this register functions as a capture or compare register is specified by using bit 0 (CRCn0) of the CRCn register.

#### **(a) When using CRn0 as compare register**

The value set to CRn0 is always compared with the count value of the TMn register. When the values of the two match, an interrupt request (INTTMn0) is generated. When TMn is used as an interval timer, CRn0 can also be used as a register that holds the interval time.

### **(b) When using CRn0 as capture register**

The valid edge of the TIn0 or TIn1 pin can be selected as a capture trigger. The valid edge of TIn0 or TIn1 is set by using the PRMn register.

When the valid edge of the TIn0 pin is specified as the capture trigger, refer to **Table 7-2**. When the valid edge of the TIn1 pin is specified as the capture trigger, refer to **Table 7-3**.

## **Table 7-2. Valid Edge of TIn0 Pin and Capture Trigger of CRn0**



**Remark**  $n = 0, 1$ 

## **Table 7-3. Valid Edge of TIn1 Pin and Capture Trigger of CRn0**



**Remark**  $n = 0, 1$ 

CRn0 is set by using a 16-bit memory manipulation instruction.

These registers can be read/written when used as compare registers and can only be read when used as capture registers.

RESET input sets this register to 0000H.

**Caution In a mode in which the timer is cleared and started on a match between TMn and CRn0, set the CRn0 register to other than 0000H. In the free-running mode or the TIn0 valid edge clear mode, however, an interrupt request (INTTMn0) is generated after an overflow (FFFFH) when CRn0 is set to 0000H.** 

#### **(3) Capture/compare registers 01, 11 (CR01, CR11)**

This is a 16-bit register that can be used as a capture register and a compare register. Whether it is used as a capture register or compare register is specified by bit 2 (CRCn2) of the CRCn register.

#### **(a) When using CRn1 as compare register**

The value set to CRn1 is always compared with the count value of TMn. When the values of the two match, an interrupt request (INTTMn1) is generated.

### **(b) When using CRn1 as capture register**

The valid edge of the TIn0 pin can be selected as a capture trigger. The valid edge of TIn0 is specified by using the PRMn register.



### **Table 7-4. Valid Edge of TIn0 Pin and Capture Trigger of CRn1**

**Remark**  $n = 0, 1$ 

 $\star$ 

CRn1 is set by using a 16-bit memory manipulation instruction. These registers can be read/written when used as compare registers and can only be read when used as capture registers.

The value of this register is set to 0000H after the RESET signal is input.

**Caution In a mode in which the timer is cleared and started on a match between TMn and CRn0, set the CRn1 register to other than 0000H. In the free-running mode or the TIn0 valid edge clear mode, however, an interrupt request (INTTMn1) is generated after an overflow (FFFFH) when CRn1 is set to 0000H.** 

### **7.1.4 Timer 0, 1 control registers**

The following four types of registers control timers 0 and 1.

- 16-bit timer mode control register n (TMCn)
- Capture/compare control register n (CRCn)
- 16-bit timer output control register n (TOCn)
- Prescaler mode register n, n1 (PRMn, PRMn1)

## **Remark**  $n = 0, 1$

#### **(1) 16-bit timer mode control registers 0, 1 (TMC0, TMC1)**

TMCn specifies the operation mode of the 16-bit timer, and the clear mode, output timing, and overflow detection of 16-bit timer register n.

TMCn is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears TMC0 and TMC1 to 00H.

## **Caution 16-bit timer register n starts operating when TMCn2 and TMCn3 are set to values other than 0, 0 (operation stop mode). To stop the operation, set TMCn2 and TMCn3 to 0, 0.**



## **(2) Capture/compare control registers 0, 1 (CRC0, CRC1)**

CRCn controls the operation of capture/compare register n (CRn0 and CRn1). CRCn is set by a 1-bit or 8-bit memory manipulation instruction. RESET input clears CRC0 and CRC1 to 00H.



## **(3) 16-bit timer output control registers 0, 1 (TOC0, TOC1)**

TOCn controls the operation of the timer n output controller by setting or resetting the R-S flip-flop (LV0), enabling or disabling reverse output, enabling or disabling output of timer n, enabling or disabling one-shot pulse output operation, and selecting the output trigger for the one-shot pulse by software.

TOCn is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears TOC0 and TOC1 to 00H.



## **(4) Prescaler mode registers 0, 01 (PRM0, PRM01)**

PRM0 and PRM01 select the count clock of the 16-bit timer (TM0) and the valid edge of TI0n input. PRM0 and PRM01 are set by an 8-bit memory manipulation instruction. RESET input clears PRM0 and PRM01 to 00H.





- **Cautions 1. When selecting the valid edge of TI00 as the count clock, do not specify the valid edge of TI00 to clear and start the timer and as a capture trigger.** 
	- **2. Before setting data to the PRM0 and PRM01 registers, always stop the timer operation.**
	- **3. If the 16-bit timer (TM0) operation is enabled by specifying the rising edge or both edges as the valid edge of the TI0n pin while the TI0n pin is high level immediately after system reset, the rising edge is detected immediately after the rising edge or both edges is specified. Be careful when pulling up the TI0n pin. However, the rising edge is not detected when operation is enabled after it has been stopped.**

## **(5) Prescaler mode registers 1, 11 (PRM1, PRM11)**

PRM1 and PRM11 select the count clock of the 16-bit timer (TM1) and the valid edge of TI1n input. PRM1 and PRM11 are set by an 8-bit memory manipulation instruction. RESET input clears PRM1 and PRM11 to 00H.





- **Cautions 1. When selecting the valid edge of TI10 as the count clock, do not specify the valid edge of TI10 to clear and start the timer and as a capture trigger.** 
	- **2. Before setting data to the PRM1 and PRM11 registers, always stop the timer operation.**
	- **3. If the 16-bit timer (TM1) operation is enabled by specifying the rising edge or both edges for the valid edge of the TI1n pin while the TI1n pin is high level immediately after system reset, the rising edge is detected immediately after the rising edge or both edges is specified. Be careful when pulling up TI1n pin. However, the rising edge is not detected when operation is enabled after it has been stopped.**

## **7.2 16-Bit Timer Operation**

#### **7.2.1 Operation as interval timer (16 bits)**

TMn operates as an interval timer when 16-bit timer mode control register n (TMCn) and capture/compare control register n (CRCn) are set as shown in Figure 7-2.

In this case, TMn repeatedly generates an interrupt at the time interval specified by the count value set in advance to 16-bit capture/compare register n0 (CRn0).

When the count value of TMn matches the set value of CRn0, the value of TMn is cleared to 0, and the timer continues counting. At the same time, an interrupt request signal (INTTMn0) is generated.

The count clock of the 16-bit timer/event counter can be selected by bits 0 and 1 (PRMn0 and PRMn1) of prescaler mode register n (PRMn) and by bit 0 (PRMn2) of prescaler mode register n1 (PRMn1).







**Figure 7-3. Configuration of Interval Timer** 





## **7.2.2 PPG output operation**

TMn can be used for PPG (Programmable Pulse Generator) output by setting 16-bit timer mode control register n (TMCn) and capture/compare control register n (CRCn) as shown in Figure 7-5.

The PPG output function outputs a square wave from the TOn pin at the cycle specified by the count value set in advance to 16-bit capture/compare register n0 (CRn0) and the pulse width specified by the count value set in advance to 16-bit capture/compare register n1 (CRn1).



**Figure 7-5. Control Register Settings in PPG Output Operation** 

#### **7.2.3 Pulse width measurement**

16-bit timer register n (TMn) can be used to measure the pulse widths of the signals input to the TIn0 and TIn1 pins.

Measurement can be carried out with TMn used as a free-running counter or by restarting the timer in synchronization with the edge of the signal input to the TIn0 pin.

#### **(1) Pulse width measurement with free running counter and one capture register**

If the edge specified by prescaler mode register n (PRMn) is input to the TIn0 pin when 16-bit timer register n (TMn) is used as a free-running counter (refer to **Figure 7-6**), the value of TMn is loaded to 16-bit capture/compare register n1 (CRn1), and an external interrupt request signal (INTTMn1) is set.

The edge is specified by using bits 6 and 7 (ESn10 and ESn11) of prescaler mode register n (PRMn). The rising edge, falling edge, or both the rising and falling edges can be selected.

The valid edge is detected by sampling at the count clock cycle selected by prescaler mode register n, n1 (PRMn, PRMn1), and a capture operation is not performed until the valid level is detected two times. Therefore, noise with a short pulse width can be eliminated.

#### **Remark**  $n = 0, 1$

## **Figure 7-6. Control Register Settings for Pulse Width Measurement with Free-Running Counter and One Capture Register**





**Figure 7-7. Configuration for Pulse Width Measurement with Free-Running Counter** 





### **(2) Measurement of two pulse widths with free running counter**

The pulse widths of the two signals respectively input to the TIn0 and TIn1 pins can be measured when 16-bit timer register n (TMn) is used as a free-running counter (refer to **Figure 7-9**).

When the edge specified by bits 4 and 5 (ESn00 and ESn01) of prescaler mode register n (PRMn) is input to the TIn0 pin, the value of TMn is loaded to 16-bit capture/compare register n1 (CRn1) and an external interrupt request signal (INTTMn1) is set.

When the edge specified by bits 6 and 7 (ESn10 and ESn11) in PRMn is input to the TIn1 pin, the value of TMn is loaded to 16-bit capture/compare register n0 (CRn0), and an external interrupt request signal (INTTMn0) is set.

The edges of the TIn0 and TIn1 pins are specified by bits 4 and 5 (ESn00 and ESn01) and bits 6 and 7 (ESn10 and ESn11) of PRMn0, respectively. The rising, falling, or both rising and falling edges can be specified.

The valid edge is detected by sampling at the count clock cycle selected by prescaler mode register n, n1 (PRMn, PRMn1), and a capture operation is not performed until the valid level is detected two times. Therefore, noise with a short pulse width can be eliminated.

**Remark**  $n = 0, 1$ 



**Figure 7-9. Control Register Settings for Measurement of Two Pulse Widths with Free-Running Counter** 

## **• Capture operation (free running mode)**

The following figure illustrates the operation of the capture register when the capture trigger is input.



**Figure 7-10. CRn1 Capture Operation with Rising Edge Specified** 

#### **Figure 7-11. Timing of Pulse Width Measurement with Free-Running Counter (with Both Edges Specified)**



#### **(3) Pulse width measurement with free running counter and two capture registers**

When 16-bit timer register n (TMn) is used as a free running counter (refer to **Figure 7-19**), the pulse width of the signal input to the TIn0 pin can be measured.

When the edge specified by bits 4 and 5 (ESn00 and ESn01) of prescaler mode register n (PRMn) is input to the TIn0 pin, the value of TMn is loaded to 16-bit capture/compare register n1 (CRn1), and an external interrupt request signal (INTTMn1) is set.

The value of TMn is also loaded to 16-bit capture/compare register n0 (CRn0) when an edge reverse to the one that triggers capturing to CRn1 is input.

The edge of the TIn0 pin is specified by bits 4 and 5 (ESn00 and ESn01) of prescaler mode register n (PRMn). The rising or falling edge can be eliminated.

The valid edge of TIn0 is detected by sampling at the count clock cycle selected by prescaler mode register n, n1 (PRMn, PRMn1), and the capture operation is not performed until the valid level is detected two times. Therefore, noise with a short pulse width can be eliminated.

## **Caution If the valid edge of the TIn0 pin is specified to be both the rising and falling edges, capture/compare register n0 (CRn0) cannot perform its capture operation.**

**Remark**  $n = 0, 1$ 

## **Figure 7-12. Control Register Settings for Pulse Width Measurement with Free-Running Counter and Two Capture Registers**





**Figure 7-13. Timing of Pulse Width Measurement with Free-Running Counter and Two Capture Registers (with Rising Edge Specified)**

#### **(4) Pulse width measurement by restarting**

When the valid edge of the TIn0 pin is detected, the pulse width of the signal input to the TIn0 pin can be measured by clearing 16-bit timer register n (TMn) once and then resuming counting after loading the count value of TMn to 16-bit capture/compare register n1 (CRn1) (See **Figure 7-13**).

The edge is specified by bits 4 and 5 (ESn00 and ESn01) of prescaler mode register n (PRMn). The rising or falling edge can be specified.

The valid edge is detected by sampling at the count clock cycle selected by prescaler mode register n, n1 (PRMn, PRMn1) and the capture operation is not performed until the valid level is detected two times. Therefore, noise with a short pulse width can be eliminated.

## **Caution If the valid edge of the TIn0 pin is specified to be both the rising and falling edges, capture/compare register n0 (CRn0) cannot perform its capture operation.**



**Figure 7-14. Control Register Settings for Pulse Width Measurement by Restarting** 

**Figure 7-15. Timing of Pulse Width Measurement by Restarting (with Rising Edge Specified)** 



#### **7.2.4 Operation as external event counter**

TMn can be used as an external event counter that counts the number of clock pulses input to the TIn0 pin from an external source by using 16-bit timer register n (TMn).

Each time the valid edge specified by prescaler mode register n (PRMn) has been input, TMn is incremented.

When the count value of TMn matches the value of 16-bit capture/compare register n0 (CRn0), TMn is cleared to 0, and an interrupt request signal (INTTMn0) is generated.

The edge is specified by bits 4 and 5 (ESn00 and ESn01) of prescaler mode register n (PRMn). The rising, falling, or both the rising and falling edges can be specified.

The valid edge is detected by sampling at a count clock cycle of fxx/2, and a capture operation is not performed until the valid level is detected two times. Therefore, noise with a short pulse width can be eliminated.







**Figure 7-17. Configuration of External Event Counter** 

**Figure 7-18. Timing of External Event Counter Operation (with Rising Edge Specified)** 



#### **7.2.5 Operation to output square wave**

TMn can be used to output a square wave with any frequency at the interval specified by the count value set in advance to 16-bit capture/compare register n0 (CRn0).

By setting bits 0 (TOEn) and 1 (TOCn1) of 16-bit timer output control register n (TOCn) to 1, the output status of the TOn pin is reversed at the interval specified by the count value set in advance to CRn1. In this way, a square wave of any frequency can be output.



**Figure 7-19. Control Register Settings in Square Wave Output Mode**


#### **Figure 7-20. Timing of Square Wave Output Operation**

## **7.2.6 Operation to output one-shot pulse**

TMn can output a one-shot pulse in synchronization with a software trigger and an external trigger (TIn0 pin input).

## **(1) One-shot pulse output with software trigger**

A one-shot pulse can be output from the TOn pin by setting 16-bit timer mode control register n (TMCn), capture/compare control register n (CRCn), and 16-bit timer output control register n (TOCn) as shown in Figure 7-21, and by setting bit 6 (OSPTn) of TOCn by software.

By setting OSPTn to 1, the 16-bit timer/event counter is cleared and started, and its output is asserted at the count value (N) set in advance to 16-bit capture/compare register n1 (CRn1). After that, the output is deasserted at the count value (M) set in advance to 16-bit capture/compare register n0 (CRn0)<sup>Note</sup>.

Even after the one-shot pulse has been output, TMn continues its operation. To stop TMn, TMCn must be reset to 00H.

- **Note** This is an example when N < M. When N > M, output of CRn0 is asserted and output of CRn1 is deasserted.
- **Cautions 1. Do not set OSPTn to 1 while the one-shot pulse is being output. To output the one-shot pulse again, wait until the current one-shot pulse output is complete.** 
	- **2. During a one-shot pulse output operation started by a software trigger, the TIn0 pin cannot be used as a general-purpose port.**

**Remark**  $n = 0, 1$ 



# **Figure 7-21. Control Register Settings for One-Shot Pulse Output with Software Trigger**

shot pulse output function. For details, refer to **7.1.4 (1) 16-bit timer mode control registers 0, 1 (TMC0, TMC1), 7.1.4 (2) Capture/compare control registers 0, 1 (CRC0, CRC1)**, and **7.1.4 (3) 16-bit timer output control registers 0, 1 (TOC0, TOC1)**.



**Figure 7-22. Timing of One-Shot Pulse Output Operation with Software Trigger** 

#### **(2) One-shot pulse output with external trigger**

A one-shot pulse can be output from the TOn pin by setting 16-bit timer mode control register n (TMCn), capture/compare control register n (CRCn), and 16-bit timer output control register n (TOCn) as shown in Figure 7-23, and by using the valid edge of the TIn0 pin as an external trigger.

The valid edge of the TIn0 pin is specified by bits 4 and 5 (ESn00 and ESn01) of prescaler mode register n (PRMn). The rising, falling, or both the rising and falling edges can be specified.

When the valid edge of the TIn0 pin is detected, the 16-bit timer/event counter is cleared and started, and the output is asserted at the count value (N) set in advance to 16-bit capture/compare register n1 (CRn1).

After that, the output is deasserted at the count value (M) set in advance to 16-bit capture/compare register n0 (CRn0)**Note** .

- **Note** This is an example when N < M. When N > M, output of CRn0 is asserted and output of CRn1 is deasserted.
- **Caution Even if the external trigger is generated again while the one-shot pulse is output, it is ignored.**

**Remark**  $n = 0, 1$ 



#### **Figure 7-23. Control Register Settings for One-Shot Pulse Output with External Trigger**



**Figure 7-24. Timing of One-Shot Pulse Output Operation with External Trigger (with Rising Edge Specified)** 

### **7.2.7 Cautions**

# **(1) Error on starting timer**

An error of up to 1 clock occurs before the match signal is generated after the timer has been started. This is because 16-bit timer register n (TMn) is started asynchronously to the count pulse.





**(2) Setting 16-bit capture/compare register (in mode in which clear & start occurs on match between TMn and CRn0)** 

Set 16-bit capture/compare registers n0 and n1 (CRn0, CRn1) to a value other than 0000H. When using these registers as event counters, a one-pulse count operation is not possible.

**Remark**  $n = 0, 1$ 

#### **(3) Setting compare register during timer count operation**

If the value to which the current value of 16-bit capture/compare register n0 (CRn0) has been changed is less than the value of 16-bit timer register n (TMn), TMn continues counting, overflows, and starts counting again from  $\mathbf{0}$ .

If the new value of CRn0 (M) is less than the old value (N), the timer must be reset and restarted after the value of CRn0 has been changed.





## **(4) Data hold timing of capture register**

If the valid edge is input to the TIn0 pin while 16-bit capture/compare register n1 (CRn1) is being read, CRn1 performs a capture operation, but this capture value is not guaranteed. However, the interrupt request signal (INTTMn1) is set as a result of detection of the valid edge.





### **(5) Setting valid edge**

Before setting the valid edge of the TIn0 pin, stop the timer operation by resetting bits 2 and 3 (TMCn2 and TMCn3) of 16-bit timer mode control register n to 0, 0. Set the valid edge by using bits 4 and 5 (ESn00 and ESn01) of prescaler mode register n (PRMn).

**Remark**  $n = 0, 1$ 

### **(6) Re-triggering one-shot pulse**

### **(a) One-shot pulse output by software**

When a one-shot pulse is being output, do not set OSPTn to 1. To output a one-shot pulse again, wait until the current one-shot pulse output is complete.

### **(b) One-shot pulse output with external trigger**

If the external trigger occurs while a one-shot pulse is being output, it is ignored.

### **(c) One-shot pulse output function**

When using the one-shot pulse output function of timer 0 or 1 via a software trigger, the TIn0 pin cannot be used as a general-purpose port pin.

**Remark**  $n = 0, 1$ 

### **(7) Operation of OVFn flag**

#### **(a) OVFn flag set**

The OVFn flag is set to 1 in the following case in addition to when the TMn register overflows: Select the mode in which the timer is cleared and started on a match between TMn and CRn0. ↓

Set the CRn0 register to FFFFH.

↓

When TMn is cleared from FFFFH to 0000H on a match with the CRn0 register.



### **(b) Clear OVFn flag**

Even if the OVFn flag is cleared before the next count clock is counted (before TMn becomes 0001H) after TMn has overflowed, the OVFn flag is set again and the clear becomes invalid.

**Remark**  $n = 0, 1$ 

# **(8) Conflict operation**

### **(a) If the read period and capture trigger input conflict**

When 16-bit capture/compare registers n0 and n1 (CRn0, CRn1) are used as capture registers, if the read period and capture trigger input conflict, the capture trigger has priority. The read data of the CRn0 and CRn1 registers is undefined.

#### **(b) If the match timing of the write period and TMn conflict**

When 16-bit capture/compare registers n0 and n1 (CRn0, CRn1) are used as capture registers, because match detection cannot be performed correctly if the match timing of the write period and 16-bit timer register n (TMn) conflict, do not write to the CRn0 and CRn1 registers close to the match timing.

**Remark**  $n = 0, 1$ 

## **(9) Timer operation**

#### **(a) CRn1 capture**

Even if 16-bit timer register n (TMn) is read, a capture to 16-bit capture/compare register n1 (CRn1) is not performed.

#### **(b) Acknowledgement of TIn0 and TIn1 pins**

When the timer is stopped, input signals to the TIn0 and TIn1 pins are not acknowledged, regardless of the CPU operation.

#### **(c) One-shot pulse output**

The one-shot pulse output operates correctly only in free-running mode or in clear & start mode at the valid edge of the TIn0 pin. The one-shot pulse cannot be output in the clear & start mode on a match of TMn and CRn0 because an overflow does not occur.

**Remark**  $n = 0, 1$ 

### **(10) Capture operation**

**(a) If the valid edge of TIn0 is specified for the count clock** 

When the valid edge of TIn0 is specified for the count clock, the capture register with TIn0 specified as a trigger will not operate correctly.

**(b) If both rising and falling edges are selected as the valid edge of TIn0, a capture operation is not performed.** 

### **(c) To capture the signals correctly from TIn0 and TIn1**

The capture trigger needs a pulse longer than twice the count clock selected by prescaler mode registers n0 and n1 (PRMn0, PRMn1) in order to correctly capture the signals from TIn1 and TIn0.

#### **(d) Interrupt request input**

Although a capture operation is performed a the falling edge of the count clock, interrupt request inputs (INTTMn0, INTTMn1) are generated at the rising edge of the next count clock.

**Remark**  $n = 0, 1$ 

## **(11) Compare operation**

### **(a) When rewriting CRn0 and CRn1 during timer operation**

When rewriting 16-bit timer capture/compare registers n0 and n1 (CRn0, CRn1), if the value is close to or larger than the timer value, the match interrupt request generation or clear operation may not be performed correctly.

#### **(b) When CRn0 and CRn1 are set to compare mode**

When CRn0 and CRn1 are set to compare mode, they do not perform a capture operation even if a capture trigger is input.

**Remark**  $n = 0, 1$ 

### **(12) Edge detection**

# **(a) When the TIn0 or TIn1 pin is high level immediately after a system reset**

When the TIn0 or TIn1 pin is high level immediately after a system reset, if the valid edge of the TIn0 or TIn1 pin is specified as the rising edge or both rising and falling edges, and the operation of 16-bit timer/counter n (TMn) is then enabled, the rising edge will be detected immediately. Care is therefore needed when the TIn0 or TIn1 pin is pulled up. However, when operation is enabled after being stopped, the rising or falling edge is not detected.

#### **(b) Sampling clock for noise elimination**

The sampling clock for noise elimination differs depending on whether the TIn0 valid edge is used as a count clock or a capture trigger. The former is sampled by fxx/2, and the latter is sampled by the count clock selected using prescaler mode register n0 or n1 (PRMn0, PRMn1). Detecting the valid edge can eliminate short pulse width noise because a capture operation is performed only after the valid edge is sampled and a valid level is detected twice.

**Remark**  $n = 0, 1$ 

# **7.3 8-Bit Timers (TM2 to TM5)**

## **7.3.1 Outline**

• 8-bit compare registers: 4 (CRn0)

Can be used as 16-bit compare registers by connecting in cascade (2 max.).

- Compare match/overflow interrupt request signal (INTTMn) output enabled
- Event input (TIn) count enabled
- Timer outputs that operate on match detection: 1 each (TOn)

 If using the P26/TI2/TO2, P27/TI3/TO3, P36/TI4/TO4, and P37/TI5/TO5 pins as the TO2 to TO5 pins (timer outputs), set the value of ports 2 and 3 (P2, P3) to 0 (low-level output) and the value of the port 3 mode register (PM3) to 0 (port output mode). The logical sum (OR) of the output value of the port and the timer is output. Since the TOn pin and TIn pin share a pin, one or other of these functions (but not both) can be used.

**Remark**  $n = 2$  to 5

# **7.3.2 Functions**

8-bit timer n has the following two modes ( $n = 2$  to 5).

- Mode using timer alone (individual mode)
- Mode using cascade connection (16-bit resolution: cascade connection mode)

## **Caution When used without cascade connection, do not access to the following registers.**

- **16-bit counters (TM23, TM45)**
- **16-bit compare registers (CR23, CR45)**

The two modes are described next.

### **(1) Mode using timer alone (individual mode)**

The timer operates as an 8-bit timer/event counter. It can have the following functions.

- Interval timer
- External event counter
- Square wave output
- PWM output

### **(2) Mode using cascade connection (16-bit resolution: cascade connection mode)**

The timer operates as a 16-bit timer/event counter by connecting TM2 and TM3 or TM4 and TM5 in cascade. It can have the following functions.

- Interval timer with 16-bit resolution
- External event counter with 16-bit resolution
- Square wave output with 16-bit resolution



**Figure 7-29. Block Diagram of TM2 to TM5** 

# **7.3.3 Configuration**

Timers 2 to 5 consist of the following hardware.

**Table 7-5. Configuration of Timers 2 to 5** 

Item	Configuration		
Timer registers	8-bit counter 2 to 5 (TM2 to TM5) 16-bit counter 23 and 45 (TM23, TM45): Only when connecting in cascade		
Registers	8-bit compare register 2 to 5 (CR20 to CR50) 16-bit compare register 23 and 45 (CR23, CR45): Only when connecting in cascade		
Timer outputs	TO <sub>2</sub> to TO <sub>5</sub>		
Control registers	Timer clock select register 2 to 5, 21 to 51 (TCL2 to TCL5, TCL21 to TCL51) 8-bit timer mode control register 2 to 5 (TMC2 to TMC5)		

### **(1) 8-bit counters 2 to 5 (TM2 to TM5)**

TMn is an 8-bit read-only register that counts the count pulses.

The counter is incremented in synchronization with the rising edge of the count clock.

Through cascade connection, TM2 and TM3, and TM4 and TM5 can be used as 16-bit timers.

When using TMm and TMm + 1 in cascade as a 16-bit timer, the timer can be read using a 16-bit memory manipulation instruction. However, because these timers are connected by an internal 8-bit bus, TMm and TMm + 1 must be read twice. Therefore, read these timers twice and compare the values, bearing in mind that the reading occurs during a count change.

When the count is read out during operation, the count clock input temporarily stops and the count is read at that time. In the following cases, the count becomes 00H.

(1) RESET is input.

- (2) TCEn is cleared.
- (3) TMn and CRn0 match in the clear and start mode that occurs when TMn and CRn0 match.

**Caution When connected in cascade, these registers become 00H even when TCEn in the lowest timer (TM2, TM4) is cleared.** 

**Remark**  $n = 2$  to 5  $m = 2, 4$ 

#### **(2) 8-bit compare registers 2 to 5 (CR20 to CR50)**

The CRn0 register is set by an 8-bit memory manipulation instruction.

The value set in CRn0 is always compared to the count value in 8-bit counter n (TMn). If the two values match, an interrupt request (INTTMn) is generated (except in the PWM mode).

The value of CRn0 can be set in the range of 00H to FFH, and can be written during counting.

When using TMm and TMm  $+1$  in cascade as a 16-bit timer, CRm0 and CR ( $m + 1$ ) 0 operate as a 16-bit compare register that is set by a 16-bit memory manipulation instruction. The counter and register values are compared in 16-bit lengths, and if they match, an interrupt request (INTTMm) is generated. Because the interrupt request INTTMm  $+$  1 is also generated at this time, be sure to mask interrupt request INTTMm  $+$  1 when using TMm and TMm + 1 in cascade connection.

RESET input sets these registers to 00H.

#### **Caution If data is set in a cascade connection, always set after stopping the timer.**

**Remark**  $n = 2$  to 5  $m = 2, 4$ 

# **7.3.4 Timer n control register**

The following two types of registers control timer n.

- Timer clock select registers n and n1 (TCLn, TCLn1)
- 8-bit timer mode control register n (TMCn)

# **(1) Timer clock select registers 2 to 5, 21 to 51 (TCL2 to TCL5 and TCL21 to TCL51)**

These registers set the count clock of timer n.

TCLn and TCLn1 are set by an 8-bit memory manipulation instruction. RESET input sets these registers to 00H.

**Remark**  $n = 2$  to 5



**Remark** When connected in cascade, the settings of TCL33 to TCL30 of TM3 are invalid.



(2/2)

### **(2) 8-bit timer mode control registers 2 to 5 (TMC2 to TMC5)**

The TMCn register makes the following six settings.

- (1) Controls counting by 8-bit counter n (TMn)
- (2) Selects the operating mode of 8-bit counter n (TMn)
- (3) Selects the individual mode or cascade connection mode
- (4) Sets the state of the timer output flip-flop
- (5) Controls the timer flip-flop or selects the active level in the PWM (free-running) mode
- (6) Controls timer output

TMCn is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets these registers to 04H (the hardware status is initialized to 04H, but 00H is read when read).



# **7.4 8-Bit Timer Operation**

### **7.4.1 Operation as interval timer (8-bit operation)**

The timer operates as an interval timer that repeatedly generates interrupts at the interval of the count preset by 8-bit compare register n (CRn0).

If the count in 8-bit counter n (TMn) matches the value set in CRn0, the value of TMn is cleared to 0 and continues counting. At the same time, an interrupt request signal (INTTMn) is generated.

The TMn count clock can be selected by bits 0 to 2 (TCLn0 to TCLn2) of timer clock select register n (TCLn) and by bit 0 (TCLn3) of timer clock select register  $n1$  (TCLn1) ( $n = 2$  to 5).

## **Setting method**

- (1) Set each register.
	- TCLn, TCLn1: Select the count clock.
	- CRn0: Compare value
	- TMCn: Selects the clear and start mode when TMn and CRn0 match.

 $(TMCn = 0000$ xxx0B, x is don't care)

- (2) When  $TCEn = 1$  is set, counting starts.
- (3) When the values of TMn and CRn0 match, INTTMn is generated (TMn is cleared to 00H).
- (4) Then, INTTMn is repeatedly generated at the same interval. When counting stops, set TCEn = 0.

#### **Figure 7-30. Timing of Interval Timer Operation (1/3)**





**Figure 7-30. Timing of Interval Timer Operation (2/3)** 





**Figure 7-30. Timing of Interval Timer Operation (3/3)** 

# **7.4.2 Operation as external event counter**

The external event counter counts the number of external clock pulses that are input to TIn.

Each time a valid edge specified by timer clock select register n, n1 (TCLn, TCLn1) is input, TMn is incremented. The edge setting can be selected as either the rising or falling edge.

If the total of TMn and the value of 8-bit compare register n (CRn0) match, TMn is cleared to 0 and an interrupt request signal (INTTMn) is generated.

INTTMn is generated each time the TMn value matches the CRn0 value.

**Remark**  $n = 2$  to 5

### **Figure 7-31. Timing of External Event Counter Operation (When Rising Edge Is Set)**



### **7.4.3 Operation as square wave output (8-bit resolution)**

A square wave with any frequency is output at the interval preset by 8-bit compare register n (CRn0).

By setting bit 0 (TOEn) of 8-bit timer mode control register n (TMCn) to 1, the output state of TOn is inverted with the count preset in CRn0 as the interval. Therefore, a square wave output with any frequency (duty factor  $= 50\%$ ) is possible.

# **Setting method**

(1) Set the registers.

- Set the port latch and port mode register to 0
- TCLn, TCLn1: Select the count clock
- CRn0: Compare value
- TMCn: Clear and start mode entered when TMn and CRn0 match



Inversion of timer output flip-flop enabled

Timer output enabled  $\rightarrow$  TOEn = 1

- (2) When  $TCEn = 1$  is set, the counter starts operating.
- (3) If the values of TMn and CRn0 match, the timer output flip-flop inverts. Also, INTTMn is generated and TMn is cleared to 00H.
- (4) Then, the timer output flip-flop is inverted at the same interval to output a square wave from TOn.





## **7.4.4 Operation as 8-bit PWM output**

By setting bit 6 (TMCn6) of 8-bit timer mode control register n (TMCn) to 1, the timer operates as a PWM output. Pulses with the duty factor determined by the value set to 8-bit compare register n (CRn0) are output from TOn. Set the width of the active level of the PWM pulse to CRn0. The active level can be selected by bit 1 (TMCn1) of TMCn.

The count clock can be selected by bits 0 to 2 (TCLn0 to TCLn2) of timer clock select register n (TCLn) and by bit 0 (TCLn3) of timer clock select register n1 (TCLn1).

The PWM output can be enabled and disabled by bit 0 (TOEn) of TMCn.

#### **Caution CRn0 can be rewritten only once in one cycle while in the PWM mode.**

**Remark**  $n = 2$  to 5

### **(1) Basic operation of the PWM output**

#### **Setting method**

- (1) Set the port latch and port mode register n to 0.
- (2) Set the active level width in 8-bit compare register n (CRn0).
- (3) Select the count clock using timer clock select register n, n1 (TCLn, TCLn1).
- (4) Set the active level in bit 1 (TMCn1) of TMCn.
- (5) If bit 7 (TCEn) of TMCn is set to 1, counting starts. When counting stops, set TCEn to 0.

### **PWM output operation**

- (1) When counting starts, the PWM output (output from TOn) outputs the inactive level until an overflow occurs.
- (2) When the overflow occurs, the active level specified in step (1) in the setting method is output. The active level is output until CRn0 and the count of 8-bit counter n (TMn) match.
- (3) The PWM output after CRn0 and the count match is the inactive level until an overflow occurs again.
- (4) Steps (2) and (3) repeat until counting stops.
- (5) If counting is stopped by TCEn = 0, the PWM output goes to the inactive level.

#### **Remark**  $n = 2$  to 5

**(a) Basic operation of PWM output** 





# **(b) Operation based on CRn0 transitions**





### **7.4.5 Operation as interval timer (16 bits)**

#### **(1) Cascade connection (16-bit timer) mode**

The V850/SA1 provides 16-bit registers that can be used only when connected in cascade. The following registers are available.



By setting bit 4 (TMCm4) of 8-bit timer mode control register m (TMCm) to 1, the timer enters the timer/counter mode with 16-bit resolution ( $m = 3, 5$ ).

The timer operates as an interval timer by repeatedly generating interrupts ( $n = 2$  to 5) with the count preset in 8bit compare register n (CRn0) as the interval.

The following is an explanation of how to use TM2 and TM3. Substitute TM4 and TM5 for TM2 and TM3 as appropriate when using TM4 and TM5.

#### **Example of setting method (when TM2 and TM3 are connected in cascade)**

- <1> Set each register.
	- TCL20, TCL21: Select the count clock for TM2 (TM3 does not need to be set in a cascade connection)
	- CR20, CR30: Compare values (each compare value can be set from 00H to FFH)
	- TMC2: Selects clear and start mode when TM2 and CR20 match (x: don't care)

 $TM2 \rightarrow TMC2 = 0000$ xxx0B  $TM3 \rightarrow TMC3 = 0001$ xxx0B

- <2> Start the count operation by first setting the TCE3 bit of TMC3 to 1, and then setting the TCE2 bit of TMC2 to 1.
- <3> If a match occurs between cascade-connected timer TM2 and CR20, the INTTM2 of TM2 will be generated (TM2 and TM3 are cleared to 00H).
- <4> IMTTM2 will then be generated repeatedly at the same interval.
	- **Cautions 1. To change the set value of the compare register (CR23) while the 8-bit timers (TM2, TM3) are connected in cascade and being used as a 16-bit timer (TM23), change the CR23 value after stopping the count operation of each of the 8-bit timers connected in cascade. If the CR23 value is changed without stopping the timers, the value of the higher 8 bits (TM3) will be undefined.** 
		- **2. If the count value of the higher timer (TM3) matches CR30, the higher timer (TM3) interrupt request (INTTM3) will be generated, even when the timers are being used in a cascade connection. TM3 must therefore always be masked to disable interrupts.**
		- **3. Set the TCE3 bit of TMC3 before setting the TCE2 bit of TMC2.**
		- **4. Restarting and stopping the count is possible just by setting the TCE2 bit of TMC2 to 1 or 0 respectively.**

The following shows a timing example of the cascade connection mode with 16-bit resolution.





## **7.4.6 Cautions**

# **(1) Error when timer starts**

An error of up to 1 clock occurs in the time until the match signal is generated after the timer starts. The reason is that 8-bit counter n (TMn) starts asynchronously to the count pulse.



**Figure 7-36. Start Timing of Timer n** 

# **(2) Operation after compare register is changed while timer is counting**

If the value after 8-bit compare register n (CRn0) changes is less than the value of the 8-bit timer register (TMn), counting continues, overflows, and starts again from 0. Consequently, when the value after CRn0 changes (M) is less than the value before the change (N) and less than the count value of the TMn register, the timer must restart after CRn0 changes ( $n = 2$  to 5).





# **(3) TMn read out during timer operation**

Since reading out TMn during operation occurs while the selected clock is temporarily stopped, select a high- or low-level waveform that is longer than the selected clock  $(n = 2 to 5)$ .

# **CHAPTER 8 WATCH TIMER**

# **8.1 Functions**

The watch timer has the following functions.

- Watch timer
- Interval timer

The watch timer and interval timer functions can be used at the same time. The block diagram of the watch timer is shown below.



**Figure 8-1. Block Diagram of Watch Timer** 

# **(1) Watch timer**

The watch timer generates an interrupt request signal (INTWT) at time intervals of 0.5 seconds by using the main clock or subclock.

# **(2) Interval timer**

The watch timer generates an interrupt request (INTWTI) at time intervals specified in advance.



# **Table 8-1. Interval Time of Interval Timer**

**Remark** fw: Watch timer clock frequency

# **8.2 Configuration**

The watch timer consists of the following hardware.

## **Table 8-2. Configuration of Watch Timer**



# **8.3 Watch Timer Control Register**

The watch timer mode control register (WTM) controls the watch timer.

# **(1) Watch timer mode control register (WTM)**

This register enables or disables the count clock and operation of the watch timer, sets the interval time of the prescaler, controls the operation of the 5-bit counter, and sets the interrupt time of the watch timer. WTNM is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears WTM to 00H.



**2.** Values in parentheses apply when  $fw = 32.768$  kHz.

## **8.4 Operation**

#### **8.4.1 Operation as watch timer**

The watch timer operates at time intervals of 0.5 seconds with the subclock (32.768 kHz) or main clock (16.777 MHz).

The watch timer generates an interrupt request at fixed time intervals.

The count operation of the watch timer is started when bits 0 (WTM0) and 1 (WTM1) of the watch timer mode control register (WTM) are set to 1. When these bits are cleared to 0, the 9-bit prescaler and 5-bit counter are cleared, and the watch timer stops the count operation.

The watch timer clears the 5-bit counter by setting the WTM1 bit to 0. At this time, an error of up to 15.6 ms may occur.

The interval timer can be cleared by setting the WTM0 bit to 0. However, because the 5-bit counter is cleared at the same time, an error of up to 0.5 seconds may occur when the watch timer overflows (INTWT).

#### **8.4.2 Operation as interval timer**

The watch timer can also be used as an interval timer that repeatedly generates an interrupt at intervals specified by a count value set in advance.

The interval time can be selected by bits 4 through 6 (WTM4 through WTM6) of the watch timer mode control register (WTM).



# **Table 8-3. Interval Time of Interval Timer**

**Remark** fw: Watch timer clock frequency



**Figure 8-2. Operation Timing of Watch Timer/Interval Timer** 

# **8.4.3 Cautions**

Some time is required before the first watch timer interrupt request (INTWT) is generated after operation is enabled (WTM1 and WTM0 bits of watch timer mode control register (WTM) =  $1, 1$ ).





# **CHAPTER 9 WATCHDOG TIMER**

# **9.1 Functions**

The watchdog timer has the following functions. Figure 9-1 shows a block diagram of the watchdog timer.

- Watchdog timer
- Interval timer
- Selecting the oscillation stabilization time

# **Caution Use the watchdog timer mode register (WDTM) to select the watchdog timer mode or the interval timer mode.**



# **Figure 9-1. Block Diagram of Watchdog Timer**

# **(1) Watchdog timer mode**

This mode detects a program loop. When a loop is detected, a non-maskable interrupt can be generated.

Clock	Loop Detection Time				
	$fxx = 20$ MHz	$fxx = 17 MHz$	$fxx = 10$ MHz	$fxx = 2 MHz$	
$2^{14}$ /fxx	819.2 s	964 s	1.6 <sub>ms</sub>	8.2 ms	
$2^{15}/f_{XX}$	1.6 <sub>ms</sub>	1.928 ms	$3.2 \text{ ms}$	16.4 ms	
$2^{16}$ /fxx	3.3 <sub>ms</sub>	3.855 ms	6.6 <sub>ms</sub>	32.8 ms	
$2^{17}/f_{XX}$	6.6 ms	7.710 ms	$13.1 \text{ ms}$	65.5 ms	
$2^{18}/f_{XX}$	$13.1 \text{ ms}$	15.42 ms	$26.2 \text{ ms}$	131.1 ms	
$2^{19}$ /fxx	26.2 ms	30.84 ms	$52.4 \text{ ms}$	262.1 ms	
$2^{20}/f_{XX}$	52.4 ms	61.68 ms	104.9 ms	524.3 ms	
$2^{22}/f_{XX}$	209.7 ms	246.7 ms	419.4 ms	2.1 s	

**Table 9-1. Loop Detection Time of Watchdog Timer** 

# **(2) Interval timer mode**

Interrupts are generated at a preset time interval.



#### **Table 9-2. Interval Time of Interval Timer**
# **9.2 Configuration**

The watchdog timer consists of the following hardware.

### **Table 9-3. Watchdog Timer Configuration**



### **9.3 Watchdog Timer Control Register**

Three registers control the watchdog timer.

- Oscillation stabilization time select register (OSTS)
- Watchdog timer clock select register (WDCS)
- Watchdog timer mode register (WDTM)

## **(1) Oscillation stabilization time select register (OSTS)**

This register selects the oscillation stabilization time after a reset is applied or the software STOP mode is released until the oscillation is stable.

OSTS is set by an 8-bit memory manipulation instruction.

RESET input sets OSTS to 04H.



# **(2) Watchdog timer clock select register (WDCS)**

This register selects the overflow time of the watchdog timer and the interval timer.

WDCS is set by an 8-bit memory manipulation instruction.

RESET input sets WDCS to 00H.



# **(3) Watchdog timer mode register (WDTM)**

This register sets the operating mode of the watchdog timer, and enables and disables counting. WDTM is set by a 1-bit or 8-bit memory manipulation instruction. RESET input sets WDTM to 00H.



## **9.4 Operation**

### **9.4.1 Operating as watchdog timer**

Set bit 4 (WDTM4) of the watchdog timer mode register (WDTM) to 1 to operate as a watchdog timer to detect a program loop.

Setting bit 7 (RUN) of WDTM to 1 starts the count operation. After counting starts, if RUN is set to 1 again within the set time interval for loop detection, the watchdog timer is cleared and counting starts again.

If RUN is not set to 1 and the loop detection time has elapsed, a non-maskable interrupt (INTWDT) is generated (no reset function).

The watchdog timer stops running in the IDLE mode and software STOP mode. Consequently, set RUN to 1 and clear the watchdog timer before entering the IDLE mode or software STOP mode. Do not set the watchdog timer when operating in the HALT mode since the watchdog timer runs in HALT mode.

### **Cautions 1. The actual loop detection time can be up to 2<sup>10</sup>/fXX [seconds] shorter than the set time.**

 **2. When the subclock is selected as the CPU clock, the watchdog timer stops (suspends) counting.** 



#### **Table 9-4. Loop Detection Time of Watchdog Timer**

#### **9.4.2 Operating as interval timer**

Set bit 4 (WDTM4) to 0 in the watchdog timer mode register (WDTM) to operate the watchdog timer as an interval timer that repeatedly generates interrupts with a preset count value as the interval.

When operating as an interval timer, the interrupt mask flag (WDTMK) of the WDTIC register and the priority setting flag (WDTPR0 to WDTPR2) become valid, and a maskable interrupt (INTWDTM) can be generated. The default priority of INTWDTM has the highest priority setting of the maskable interrupts.

The interval timer continues operating in the HALT mode and stops in the IDLE mode and software STOP mode. Therefore, before entering the IDLE mode/software STOP mode, set the RUN bit of WDTM register to 1 and clear the interval timer. Then set the IDLE mode/software STOP mode.

- **Cautions 1. Once bit 4 (WDTM4) of WDTM is set to 1 (selecting the watchdog timer mode), the interval timer mode is not entered as long as RESET is not input.** 
	- **2. The interval time immediately after setting in WDTM can be up to 2<sup>10</sup>/fXX [seconds] shorter than the set time.**
	- **3. When the subclock is selected as the CPU clock, the watchdog timer stops (suspends) counting.**



# **Table 9-5. Interval Time of Interval Timer**

# **9.5 Standby Function Control Register**

# **(1) Oscillation stabilization time select register (OSTS)**

The wait time from releasing the software STOP mode until the oscillation stabilizes is controlled by the oscillation stabilization time select register (OSTS).

OSTS is set by an 8-bit memory manipulation instruction.

RESET input sets OSTS to 04H.



# **CHAPTER 10 SERIAL INTERFACE FUNCTION**

# **10.1 Overview**

The V850/SA1 supports the following on-chip serial interfaces.

- Channel 0: 3-wire serial I/O (CSI0)/<sup>12</sup>C bus interface (I<sup>2</sup>C)<sup>Note</sup>
- Channel 1: 3-wire serial I/O (CSI1)/Asynchronous serial interface (UART0)
- Channel 2: 3-wire serial I/O (CSI2)
- Channel 3: Asynchronous serial interface (UART1)
- **Note** I<sup>2</sup>C supports multi-masters ( PD703014AY, 703014BY, 703015AY, 703015BY, 703017AY, 70F3015BY, and 70F3017AY only).

Either 3-wire serial I/O or I<sup>2</sup>C can be used as a serial interface.

## **10.2 3-Wire Serial I/O (CSI0 to CSI2)**

CSIn  $(n = 0 to 2)$  has the following two modes.

### **(1) Operation stop mode**

This mode is used when serial transfers are not performed.

## **(2) 3-wire serial I/O mode (fixed to MSB first)**

This is an 8-bit data transfer mode using three lines: a serial clock line (SCKn), serial output line (SOn), and serial input line (SIn).

Since simultaneous transmit and receive operations are enabled in 3-wire serial I/O mode, the processing time for data transfer is reduced.

The first bit in the 8-bit data in serial transfers is fixed to the MSB.

The SCKn and SOn pins are set to normal output or N-ch open-drain output by setting the port 1 function register (PF1) and port 2 function register (PF2).

3-wire serial I/O mode is useful for connection to a peripheral I/O device that includes a clocked serial interface, a display controller, etc.

### **10.2.1 Configuration**

CSIn consists of the following hardware.



Item	Configuration
Registers	Serial I/O shift registers 0 to 2 (SIO0 to SIO2)
Control registers	Serial clock select registers 0 to 2 (CSIS0 to CSIS2)
	Serial operation mode registers 0 to 2 (CSIM0 to CSIM2)

**Figure 10-1. Block Diagram of 3-Wire Serial I/O** 



### **(1) Serial I/O shift registers 0 to 2 (SIO0 to SIO2)**

SIOn is an 8-bit register that performs parallel-serial conversion and serial transmission/reception (shift operations) synchronized with the serial clock.

SIOn is set by an 8-bit memory manipulation instruction.

When "1" is set to bit 7 (CSIEn) of serial operation mode register n (CSIMn), a serial operation can be started by writing data to or reading data from SIOn.

When transmitting, data written to SIOn is output via the serial output (SOn).

When receiving, data is read from the serial input (SIn) and written to SIOn.

RESET input resets these registers to 00H.

# **Caution Do not execute SIOn accesses except for accesses that become the transfer start trigger during a transfer operation (read is disabled when MODEn = 0 and write is disabled when MODEn = 1).**

### **10.2.2 CSIn control registers**

CSIn uses the following registers for control functions.

- Serial clock select register n (CSISn)
- Serial operation mode register n (CSIMn)

# **(1) Serial clock select registers 0 to 2 (CSIS0 to CSIS2), serial operation mode registers 0 to 2 (CSIM0 to CSIM2)**

The CSISn register is used to set of the serial clock serial interface channel n.

The CSISn register can be set by an 8-bit or 1-bit memory manipulation instruction.

RESET input sets CSISn register the to 00H.

The CSIMn register is used to enable or disable serial interface channel n's serial clock, operation modes, and specific operations.

The CSIMn register can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets the CSIMn register to 00H.



### **10.2.3 Operations**

CSIn has the following two operation modes.

- Operation stop mode
- 3-wire serial I/O mode

# **(1) Operation stop mode**

Serial transfers are not performed in this mode, enabling a reduction in power consumption.

In operation stop mode, if the SIn, SOn, and SCKn pins are also used as I/O ports, they can be used as normal I/O ports as well.

# **(a) Register settings**

Operation stop mode is set via the CSIEn bit of serial operation mode register n (CSIMn).



# **Figure 10-2. Settings of CSIMn (Operation Stop Mode)**

#### **(2) 3-wire serial I/O mode**

3-wire serial I/O mode is useful when connecting to a peripheral I/O device that includes a clocked serial interface, a display controller, etc.

This mode executes data transfers via three lines: a serial clock line (SCKn), serial output line (SOn), and serial input line (SIn).

#### **(a) Register settings**

3-wire serial I/O mode is set via serial operation mode register n (CSIMn).





**Remarks 1.** Values in parentheses apply when  $f_{XX} = 20$  MHz.

 **2.** Refer to **10.2.2 (1) Serial clock select registers 0 to 2 (CSIS0 to CSIS2), serial operation mode registers 0 to 2 (CSIM0 to CSIM2)** for the SCLn2 bit.

#### **(b) Communication operations**

In 3-wire serial I/O mode, data is transmitted and received in 8-bit units. Each bit of data is transmitted or received in synchronization with the serial clock.

Serial I/O shift register n (SIOn) is shifted in synchronization with the falling edge of the serial clock. Transmission data is held in the SOn latch and is output from the SOn pin. Data that is received via the SIn pin in synchronization with the rising edge of the serial clock is latched to SIOn.

Completion of an 8-bit transfer automatically stops operation of SIOn and sets the interrupt request flag (INTCSIn).





### **(c) Transfer start**

A serial transfer starts when the following two conditions have been satisfied and transfer data has been set to serial I/O shift register n (SIOn).

- The SIOn operation control bit  $(CS I E n) = 1$
- After an 8-bit serial transfer, the internal serial clock is either stopped or is set to high level.

The transfer data is set to SIOn as follows.

• Transmit/receive mode

When  $CSIEn = 1$  and  $MODEn = 0$ , transfer starts when writing to  $SION$ .

• Receive-only mode When  $CSIEn = 1$  and  $MODEn = 1$ , transfer starts when reading from  $SION$ .

# **Caution After data has been written to SIOn, transfer will not start even if the CSIEn bit value is set to "1".**

Completion of an 8-bit transfer automatically stops the serial transfer operation and sets the interrupt request flag (INTCSIn).

# **10.3 I<sup>2</sup>C Bus Interface (I<sup>2</sup>C)**

To use the I<sup>2</sup>C bus function, set the P10/SDA and P12/SCL pins to N-ch open-drain output.

The products that incorporate  $I^2C$  are shown below.

µPD703014AY, 703014BY, 703015AY, 703015BY, 703017AY, 70F3015BY, 70F3017AY

I<sup>2</sup>C has the following two modes.

• Operation stop mode

• I<sup>2</sup>C (Inter IC) bus mode (multi-masters supported)

#### **(1) Operation stop mode**

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

### **(2) I<sup>2</sup>C bus mode (multi-masters supported)**

This mode is used for 8-bit data transfers with several devices via two lines: a serial clock (SCL) line and a serial data bus (SDA) line.

This mode complies with the I<sup>2</sup>C bus format and the master device can output "start condition", "data", and "stop condition" data to the slave device, via the serial data bus. The slave device automatically detects these received data by hardware. This function can simplify the part of an application program that controls the I<sup>2</sup>C bus.

Since SCL and SDA are open-drain outputs, the I<sup>2</sup>C requires pull-up resistors for the serial clock line and the serial data bus line.



**Figure 10-5. Block Diagram of I<sup>2</sup>C** 

The following shows a serial bus configuration example.



**Figure 10-6. Serial Bus Configuration Example Using I<sup>2</sup>C Bus** 

# **10.3.1 Configuration**

I<sup>2</sup>C consists of the following hardware.



# **Table 10-2. Configuration of I<sup>2</sup>C**

### **(1) IIC shift register 0 (IIC0)**

IIC0 is used to convert 8-bit serial data into 8-bit parallel data and vice versa. IIC0 can be used for both transmission and reception.

Write and read operations to IIC0 are used to control the actual transmit and receive operations.

IIC0 is set by an 8-bit memory manipulation instruction.

RESET input sets IIC0 to 00H.

## **(2) Slave address register 0 (SVA0)**

SVA0 sets local addresses when in slave mode. SVA0 is set by an 8-bit memory manipulation instruction. RESET input sets SVA0 to 00H.

# **(3) SO latch**

The SO latch is used to retain the SDA pin's output level.

#### **(4) Wakeup controller**

This circuit generates an interrupt request when the address received by this register matches the address value set to slave address register 0 (SVA0) or when an extension code is received.

## **(5) Clock selector**

This selects the sampling clock to be used.

#### **(6) Serial clock counter**

This counter counts the serial clocks that are output and the serial clocks that are input during transmit/receive operations and is used to verify that 8-bit data was transmitted or received.

#### **(7) Interrupt request signal generator**

This circuit controls the generation of interrupt request signal (INTIIC0). An I<sup>2</sup>C interrupt is generated following either of two triggers.

- Eighth or ninth clock of the serial clock (set by WTIM bit<sup>Note</sup>)
- Interrupt request generated when a stop condition is detected (set by SPIE bit<sup>Note</sup>)

**Note** WTIM bit: Bit 3 of IIC control register 0 (IICC0) SPIE bit: Bit 4 of IIC control register 0 (IICC0)

#### **(8) Serial clock controller**

In master mode, this circuit generates the clock output via the SCL pin from a sampling clock.

#### **(9) Serial clock wait controller**

This circuit controls the wait timing.

**(10) ACK output circuit, stop condition detector, start condition detector, and ACK detector**  These circuits are used to output and detect various control signals.

#### **(11) Data hold time correction circuit**

This circuit generates the hold time for data corresponding to the falling edge of the serial clock.

# **10.3.2 I<sup>2</sup>C control registers**

I<sup>2</sup>C is controlled by four types of registers.

- IIC control register 0 (IICC0)
- IIC status register 0 (IICS0)
- IIC function expansion register 0 (IICX0)
- IIC clock select register 0 (IICCL0)

The following registers are also used.

- IIC shift register 0 (IIC0)
- Slave address register 0 (SVA0)

# **(1) IIC control register 0 (IICC0)**

IICC0 is used to enable/disable  $I^2C$  operations, set wait timing, and set other  $I^2C$  operations. IICC0 can be set by a 1-bit or 8-bit memory manipulation instruction. RESET input sets IICC0 to 00H.

**Caution In I<sup>2</sup>C bus mode, set the port 1 mode register (PM1) as follows. In addition, set each output latch to 0.** 

(1/4)

- **Set P10 (SDA) to output mode (PM10 = 0)**
- **Set P12 (SCL) to output mode (PM12 = 0)**



(2/4)









**Note** This flag's signal is invalid when IICE = 0.







- **Note** Set SPT only in master mode. However, SPT must be set and a stop condition generated before the first stop condition is detected following the switch to operation enable status. For details, see **10.3.13 Cautions**.
- **Caution When bit 3 (TRC) of IIC status register 0 (IICS0) is set to 1, WREL is set during the ninth clock and wait is canceled, after which TRC is cleared and the SDA line is set to high impedance.**

**Remark** Bit 0 (SPT) is 0 if it is read immediately after data setting.

# **(2) IIC status register 0 (IICS0)**

IICS0 indicates the status of the  $I^2C$  bus.

IICS0 can be set by a 1-bit or 8-bit memory manipulation instruction. IICS0 is a read-only register. RESET input sets IICS0 to 00H.



**Remark** LREL: Bit 6 of IIC control register 0 (IICC0) IICE: Bit 7 of IIC control register 0 (IICC0)







**Note** When bit 3 (TRC) of IIC status register 0 (IICS0) is 1, if a wait is released by setting bit 5 (WREL) of IIC control register 0 (IICC0) at the 9th clock, the SDA line becomes high impedance after TRC is cleared.

**Remark** LREL: Bit 6 of IIC control register 0 (IICC0)

IICE: Bit 7 of IIC control register 0 (IICC0)

(2/3)

(3/3)







IICE: Bit 7 of IIC control register 0 (IICC0)

# **(3) IIC clock select register 0 (IICCL0), IIC function expansion register 0 (IICX0)**

The IICCL0 and IICX0 registers are used to set the transfer clock for the I<sup>2</sup>C bus. The IICCL0 and IICX0 registers can be set by an 8-bit or 1-bit memory manipulation instruction. RESET input sets these registers to 00H.



**Caution Be sure to set bits 6 and 7 of the IICCL0 register to 0. Remark** IICE: Bit 7 of IIC control register 0 (IICC0)



**Remark** When the selected clock is the timer output, it is not necessary to set the P26/TI2/TO2 pin to timer output mode.

## **(5) IIC shift register 0 (IIC0)**

IIC0 is used for serial transmission/reception (shift operations) that are synchronized with the serial clock. It can be read from or written to in 8-bit units, but data should not be written to IIC0 during a data transfer.



# **(6) Slave address register 0 (SVA0)**

SVA0 holds the  $I<sup>2</sup>C$  bus's slave addresses.

It can be read from or written to in 8-bit units, but bit 0 should be fixed to 0.



### **10.3.3 I<sup>2</sup>C bus mode functions**

### **(1) Pin configuration**

The serial clock pin (SCL) and serial data bus pin (SDA) are configured as follows.

SCL ................ This pin is used for serial clock input and output. This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input. SDA ................ This pin is used for serial data input and output. This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

Since outputs from the serial clock line and the serial data bus line are N-ch open-drain outputs, an external pull-up resistor is required.



**Figure 10-7. Pin Configuration Diagram** 

#### **10.3.4 I<sup>2</sup>C bus definitions and control methods**

The following section describes the  $l^2C$  bus's serial data communication format and the signals used by the  $l^2C$  bus. Figure 10-8 shows the transfer timing for the "start condition", "data", and "stop condition" output via the  $I^2C$  bus's serial data bus.





The master device outputs the start condition, slave address, and stop condition.

The acknowledge signal (ACK) can be output by either the master or slave device (normally, it is output by the device that receives 8-bit data).

The serial clock (SCL) is continuously output by the master device. However, in the slave device, the SCL's lowlevel period can be extended and a wait can be inserted.

### **(1) Start condition**

The start condition is met when the SCL pin is at high level and the SDA pin changes from high level to low level. The start conditions for the SCL pin and SDA pin are signals that the master device outputs to the slave device when starting a serial transfer. The slave device includes hardware for detecting start conditions.





A start condition is output when bit 1 (STT) of IIC control register 0 (IICC0) is set to 1 after a stop condition has been detected (SPD: Bit 0 = 1 in IIC status register 0 (IICS0)). When a start condition is detected, bit 1 (STD) of IICS0 is set to 1.

#### **(2) Addresses**

The 7 bits of data that follow the start condition are defined as an address.

An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to the master device via bus lines. Therefore, each slave device connected via the bus lines must have a unique address.

The slave devices include hardware that detects the start condition and checks whether or not the 7-bit address data matches the data values stored in slave address register 0 (SVA0). If the address data matches the SVA0 values, the slave device is selected and communicates with the master device until the master device transmits a start condition or stop condition.

#### **Figure 10-10. Address**



The slave address and the eighth bit, which specifies the transfer direction as described in **(3) Transfer direction specification** below, are written together to IIC shift register 0 (IIC0) and are then output. Received addresses are written to IIC0.

The slave address is assigned to the higher 7 bits of IIC0.

## **(3) Transfer direction specification**

In addition to the 7-bit address data, the master device transmits 1-bit data that specifies the transfer direction. When this transfer direction specification bit has a value of 0, it indicates that the master device is transmitting data to a slave device. When the transfer direction specification bit has a value of 1, it indicates that the master device is receiving data from a slave device.



**Figure 10-11. Transfer Direction Specification** 

# **(4) Acknowledge signal (ACK)**

The acknowledge signal (ACK) is used by the transmitting and receiving devices to confirm serial data reception. The receiving device returns one ACK signal for every 8 bits of data it receives. The transmitting device normally receives an ACK signal after transmitting 8 bits of data. However, when the master device is the receiving device, it does not output an  $\overline{ACK}$  signal after receiving the final data to be transmitted. The transmitting device detects whether or not an  $\overline{ACK}$  signal is returned after it transmits 8 bits of data. When an  $\overline{ACK}$  signal is returned, the reception is judged as normal and processing continues. If the slave device does not return an ACK signal, the master device outputs either a stop condition or a restart condition and then stops the current transmission. Failure to return an  $\overline{ACK}$  signal may be caused by the following two factors.

- (a) Reception was not performed normally.
- (b) The final data was received.

When the receiving device sets the SDA line to low level during the ninth clock, the ACK signal becomes active (normal receive response).

When bit 2 (ACKE) of IIC control register 0 (IICC0) is set to 1, automatic ACK signal generation is enabled.

Transmission of the eighth bit following the 7 address data bits causes bit 3 (TRC) of IIC status register 0 (IICS0) to be set. When this TRC bit's value is 0, it indicates receive mode. Therefore, ACKE should be set to 1.

When the slave device is receiving (when  $TRC = 0$ ), if the slave device does not need to receive any more data after receiving several bytes, setting ACKE to 0 will prevent the master device from starting transmission of the subsequent data.

Similarly, when the master device is receiving (when  $TRC = 0$ ) and the subsequent data is not needed and when either a restart condition or a stop condition should therefore be output, setting ACKE to 0 will prevent the ACK signal from being returned. This prevents the MSB data from being output via the SDA line (i.e., stops transmission) during transmission from the slave device.

#### **Figure 10-12. ACK Signal**



When the local address is received, an ACK signal is automatically output in synchronization with the falling edge of the SCL's eighth clock regardless of the ACKE value. No  $\overline{ACK}$  signal is output if the received address is not a local address.

The ACK signal output method during data reception is based on the wait timing setting, as described below.



### **(5) Stop condition**

When the SCL pin is at high level, changing the SDA pin from low level to high level generates a stop condition. A stop condition is a signal that the master device outputs to the slave device when serial transfer has been completed. The slave device includes hardware that detects stop conditions.



**Figure 10-13. Stop Condition** 

A stop condition is generated when bit 0 (SPT) of IIC control register 0 (IICC0) is set to 1. When the stop condition is detected, bit 0 (SPD0) of IIC status register 0 (IICS0) is set to 1 and INTIIC0 is generated when bit 4 (SPIE0) of IICC0 is set to 1.

# **(6) Wait signal (WAIT)**

The wait signal  $\overline{(WAIT)}$  is used to notify the communication partner that a device (master or slave) is preparing to transmit or receive data (i.e., is in a wait state).

Setting the SCL pin to low level notifies the communication partner of the wait status. When the wait status has been canceled for both the master and slave devices, the next data transfer can begin.







**Figure 10-14. Wait Signal (2/2)** 

A wait may be automatically generated depending on the setting for bit 3 (WTIM) of IIC control register 0 (IICC0). Normally, when bit 5 (WREL) of IICC0 is set to 1 or when FFH is written to IIC shift register 0 (IIC0), the wait status is canceled and the transmitting side writes data to IIC0 to cancel the wait status.

The master device can also cancel the wait status via either of the following methods.

- By setting bit 1 (STT) of IICC0 to 1
- By setting bit 0 (SPT) of IICC0 to 1
#### **10.3.5 I<sup>2</sup>C interrupt request (INTIIC0)**

The following shows the value of IIC status register 0 (IICS0) at the INTIIC0 interrupt request generation timing and at the INTIIC0 interrupt timing.

**Remark** The interrupt control register of INTIIC0 is alternately used as the interrupt control register (CSIC0) of INTCSI0. An IICIC0 register does not exist.

#### **(1) Master device operation**

 **(a) Start ~ Address ~ Data ~ Data ~ Stop (normal transmission/reception)** 



 **(b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)** 



 **(c) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission)** 



 **(2) Slave device operation (when receiving slave address data (matches SVA0))** 



## **(b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop**



 **(c) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop** 







# **(3) Slave device operation (when receiving extension code)**

## **(a) Start ~ Code ~ Data ~ Data ~ Stop**



## **(b) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop**



 **(c) Start ~ Code ~ Data ~ Start ~ Code ~ Data ~ Stop** 



## **(d) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop**

j



#### **(4) Operation without communication**

 **(a) Start ~ Code ~ Data ~ Data ~ Stop** 



 **(5) Arbitration loss operation (operation as slave after arbitration loss)** 

#### **(a) When arbitration loss occurs during transmission of slave address data**



 **(b) When arbitration loss occurs during transmission of extension code** 



## **(6) Operation when arbitration loss occurs (no communication after arbitration loss)**

## **(a) When arbitration loss occurs during transmission of slave address data**



#### **(b) When arbitration loss occurs during transmission of extension code**



## **(c) When arbitration loss occurs during data transfer**



## **(d) When loss occurs due to restart condition during data transfer**



## **(e) When loss occurs due to stop condition during data transfer**



 **(f) When arbitration loss occurs due to low-level data when attempting to generate a restart condition** 



**(g) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition** 



**(h) When arbitration loss occurs due to low-level data when attempting to generate a stop condition** 



#### **10.3.6 Interrupt request (INTIIC0) generation timing and wait control**

The setting of bit 3 (WTIM) of IIC control register 0 (IICC0) determines the timing by which INTIIC0 is generated and the corresponding wait control, as shown below.

#### **Table 10-3. INTIICn Generation Timing and Wait Control**

<b>WTIM</b>	During Slave Device Operation			During Master Device Operation		
	Address	Data Reception	Data Transmission	Address	Data Reception	Data Transmission
	$\sim$ Notes 1, 2	$\sim$ Note 2	$\sim$ Note 2			
	Notes 1, 2	Note 2	Note 2			

**Notes 1.** The slave device's INTIIC0 signal and wait period occurs at the falling edge of the ninth clock only when there is a match with the address set to the slave address register (SVA0). At this point, ACK is output regardless of the value set to bit 2 (ACKE) of IICC0. For a slave device that has received an extension code, INTIIC0 occurs at the falling edge of the eighth clock.

- **2.** If the received address does not match the contents of the slave address register (SVA0), neither INTIIC0 nor a wait occurs.
- **Remark** The numbers in the table indicate the number of the serial clock signals. Interrupt requests and wait control are both synchronized with the falling edge of these clock signals.

#### **(1) During address transmission/reception**

- Slave device operation: Interrupt and wait timing are determined regardless of the WTIM bit.
- Master device operation: Interrupt and wait timing occur at the falling edge of the ninth clock regardless of the WTIM bit.

#### **(2) During data reception**

• Master/slave device operation: Interrupt and wait timing are determined according to the WTIM bit.

### **(3) During data transmission**

• Master/slave device operation: Interrupt and wait timing are determined according to the WTIM bit.

### **(4) Wait cancellation method**

The four wait cancellation methods are as follows.

- By setting bit 5 (WREL) of IIC control register 0 (IICC0) to 1
- By writing to IIC shift register 0 (IIC0)
- By setting start condition (bit 1 (STT) of IIC control register 0 (IICC0) = 1)
- By setting stop condition (bit 0 (SPT) of IIC control register 0 (IICC0) = 1)

When an 8-clock wait has been selected (WTIM = 0), the output level of  $\overline{ACK}$  must be determined prior to wait cancellation.

## **(5) Stop condition detection**

INTIIC0 is generated when a stop condition is detected.

#### **10.3.7 Address match detection method**

In  $I^2C$  bus mode, the master device can select a particular slave device by transmitting the corresponding slave address.

Address match detection is performed automatically by hardware. An interrupt request (INTIIC0) occurs when a local address has been set to slave address register 0 (SVA0) and when the address set to SVA0 matches the slave address sent by the master device, or when an extension code has been received.

#### **10.3.8 Error detection**

In  $I^2C$  bus mode, the status of the serial data bus (SDA) during data transmission is captured by IIC shift register 0 (IIC0) of the transmitting device, so the IIC0 data prior to transmission can be compared with the transmitted IIC0 data to enable detection of transmission errors. A transmission error is judged as having occurred when the compared data values do not match.

## **10.3.9 Extension code**

 (1) When the higher 4 bits of the receive address are either 0000 or 1111, the extension code reception flag (EXC) is set for extension code reception and an interrupt request (INTIIC0) is issued at the falling edge of the eighth clock.

The local address stored in slave address register 0 (SVA0) is not affected.

- (2) If 11110xx0 is set to SVA0 by a 10-bit address transfer and 11110xx0 is transferred from the master device, the results are as follows. Note that INTIIC0 occurs at the falling edge of the eighth clock.
	- Higher four bits of data match: EXC = 1**Note**
- Seven bits of data match: COI = 1<sup>Note</sup>
	- **Note** EXC: Bit 5 of IIC status register 0 (IICS0) COI: Bit 4 of IIC status register 0 (IICS0)
- (3) Since the processing after the interrupt request occurs differs according to the data that follows the extension code, such processing is performed by software.

For example, when operation as a slave is not desired after the extension code is received, set bit 6 of IIC control register 0 (IICC0) to LREL = 1 and the CPU will enter the next communication wait state.



### **Table 10-4. Extension Code Bit Definitions**

## **10.3.10 Arbitration**

When several master devices simultaneously output a start condition (when STT is set to 1 before STD is set to 1<sup>Note</sup>), communication among the master devices is performed as the number of clocks is adjusted until the data differs. This kind of operation is called arbitration.

When one of the master devices loses in arbitration, an arbitration loss flag (ALD) in IIC status register 0 (IICS0) is set at the timing by which the arbitration loss occurred, and the SCL and SDA lines are both set to high impedance, which releases the bus.

The arbitration loss is detected based on the timing of the next interrupt request (the eighth or ninth clock, when a stop condition is detected, etc.) and the  $ALD = 1$  setting that has been made by software.

For details of interrupt request timing, see **10.3.5 I<sup>2</sup>C interrupt request (INTIIC0)**.

**Note** STD: Bit 1 of IIC status register 0 (IICS0) STT: Bit 1 of IIC control register 0 (IICC0)





#### **Table 10-5. Status During Arbitration and Interrupt Request Generation Timing**



- **Notes 1.** When WTIM (bit 3 of IIC control register 0 (IICC0)) = 1, an interrupt request occurs at the falling edge of the ninth clock. When  $WTIM = 0$  and the extension code's slave address is received, an interrupt request occurs at the falling edge of the eighth clock.
	- **2.** When there is a possibility that arbitration will occur, set SPIE = 1 for master device operation.

**Remark** SPIE: Bit 5 of IIC control register 0 (IICC0)

#### **10.3.11 Wakeup function**

The  $I<sup>2</sup>C$  bus slave function is a function that generates an interrupt request (INTIIC0) when a local address and extension code have been received. This function makes processing more efficient by preventing unnecessary interrupt requests from occurring when addresses do not match.

When a start condition is detected, wakeup standby mode is set. This wakeup standby mode is in effect while addresses are transmitted due to the possibility that an arbitration loss may change the master device (which has output a start condition) to a slave device.

However, when a stop condition is detected, bit 5 (SPIE) of IIC control register 0 (IICC0) is set regardless of the wakeup function, and this determines whether interrupt requests are enabled or disabled.

#### **10.3.12 Communication reservation**

To start master device communications when not currently using the bus, a communication reservation can be made to enable transmission of a start condition when the bus is released. There are two modes under which the bus is not used.

- When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled  $(\overline{ACK}$  is not returned and the bus was released when bit 6 (LREL) of IIC control register 0 (IICC0) was set to 1).

If bit 1 (STT) of IICC0 is set while the bus is not used, a start condition is automatically generated and a wait status is set after the bus is released (after a stop condition is detected).

When the bus release is detected (when a stop condition is detected), writing to IIC shift register 0 (IIC0) causes the master's address transfer to start. At this point bit 4 (SPIE) of IICC0 should be set.

When STT has been set, the operation mode (as start condition or as communication reservation) is determined according to the bus status.

If the bus has been released..a start condition is generated If the bus has not been released (standby mode) ..................communication reservation

To detect which operation mode has been determined for STT, set STT, wait for the wait period, then check MSTS (bit 7 of IIC status register 0 (IICS0)).

Wait periods, which should be set via software, are listed in Table 10-6. These wait periods can be set via the settings for bits 3, 1, and 0 (SMC, CL1, and CL0) of IIC clock select register 0 (IICCL0).



#### **Table 10-6. Wait Periods**

The communication reservation timing is shown below.





Communication reservations are acknowledged at the following timing. After bit 1 (STD) of IIC status register 0 (IICS0) is set to 1, a communication reservation can be made by setting bit 1 (STT) of IIC control register 0 (IICC0) to 1 before a stop condition is detected.



**Figure 10-17. Timing for Acknowledging Communication Reservations** 

The communication reservation flow chart is illustrated below.



**Figure 10-18. Communication Reservation Flow Chart** 

## **10.3.13 Cautions**

After a reset, when changing from a mode in which no stop condition has been detected (the bus has not been released) to a master device communication mode, first generate a stop condition to release the bus, then perform master device communication.

When using multiple masters, it is not possible to perform master device communication when the bus has not been released (when a stop condition has not been detected).

Use the following sequence for generating a stop condition.

(a) Set IIC clock select register 0 (IICCL0).

(b) Set bit 7 (IICE) of IIC control register 0 (IICC0).

(c) Set bit 0 of IICC0.

### **10.3.14 Communication operations**

### **(1) Master operations**

The following is a flow chart of the master operations.



**Figure 10-19. Master Operation Flow Chart** 

## **(2) Slave operation**

The following is a flow chart of the slave operations.



**Figure 10-20. Slave Operation Flow Chart** 

### **10.3.15 Timing of data communication**

When using I<sup>2</sup>C bus mode, the master device outputs an address via the serial bus to select one of several slave devices as its communication partner.

After outputting the slave address, the master device transmits the TRC bit (bit 3 of IIC status register 0 (IICS0)) that specifies the data transfer direction and then starts serial communication with the slave device.

The shift operation of IIC bus shift register 0 (IIC0) is synchronized with the falling edge of the serial clock (SCL). The transmit data is transferred to the SO latch and is output (MSB first) via the SDA pin.

Data input via the SDA pin is captured by IIC0 at the rising edge of SCL.

The following shows the timing charts of data communication.



# **Figure 10-21. Example of Master to Slave Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (1/3)**











**Figure 10-22. Example of Slave to Master Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (1/3)** 







# **Figure 10-22. Example of Slave to Master Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (3/3)**

## **10.4 Asynchronous Serial Interface (UART0, UART1)**

UARTn  $(n = 0, 1)$  has the following two operation modes.

#### **(1) Operation stop mode**

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

## **(2) Asynchronous serial interface (UART) mode**

This mode enables full-duplex operation in which one byte of data is transmitted and received after the start bit. The on-chip dedicated UARTn baud rate generator enables communications using a wide range of selectable baud rates. In addition, a baud rate based on divided clock input to the ASCKn pin can also be defined. The UARTn baud rate generator can also be used to generate a MIDI-standard baud rate (31.25 kbps).

### **10.4.1 Configuration**

UARTn consists of the following hardware.



#### **Table 10-7. Configuration of UARTn**


#### **Figure 10-23. Block Diagram of UARTn**

### **(1) Transmit shift registers 0, 1 (TXS0, TXS1)**

TXSn is the register for setting transmit data. Data written to TXSn is transmitted as serial data. When the data length is set to 7 bits, bit 0 to bit 6 of the data written to TXSn is transmitted as serial data. Writing data to TXSn starts the transmit operation.

TXSn can be written to by an 8-bit memory manipulation instruction. It cannot be read from.

RESET input sets these registers to FFH.

#### **Caution Do not write to TXSn during a transmit operation.**

# **(2) Receive shift registers 0, 1 (RX0, RX1)**

The RXn register converts serial data input via the RXD0 and RXD1 pins into parallel data. When one byte of data is received at RXn, the received data is transferred to receive buffer registers 0 and 1 (RXB0, RXB1). RX0 and RX1 cannot be manipulated directly by a program.

#### **(3) Receive buffer registers 0, 1 (RXB0, RXB1)**

RXBn is used to hold receive data. When one byte of data is received, one byte of new receive data is transferred.

When the data length is set to 7 bits, received data is sent to bit 0 to bit 6 of RXBn. In RXBn, the MSB must be set to 0.

RXBn can be read by an 8-bit memory manipulation instruction. It cannot be written to.

RESET input sets RXBn to FFH.

# **(4) Transmission controller**

The transmission controller controls transmit operations, such as adding a start bit, parity bit, and stop bit to data that is written to transmit shift register n (TXSn), based on the values set to asynchronous serial interface mode register n (ASIMn).

## **(5) Reception controller**

The reception controller controls receive operations based on the values set to asynchronous serial interface mode register n (ASIMn). During a receive operation, it performs error checking, such as for parity errors, and sets various values to asynchronous serial interface status register n (ASISn) according to the type of error that is detected.

# **10.4.2 UARTn control registers**

UARTn uses the following four types of registers for control functions ( $n = 0, 1$ ).

- Asynchronous serial interface mode register n (ASIMn)
- Asynchronous serial interface status register n (ASISn)
- Baud rate generator control register n (BRGCn)
- Baud rate generator mode control registers n and 01 (BRGMCn, BRGMC01)

## **(1) Asynchronous serial interface mode registers 0, 1 (ASIM0, ASIM1)**

ASIMn is an 8-bit register that controls the serial transfer operations of UARTn. ASIMn can be set by an 8-bit or 1-bit memory manipulation instruction. RESET input sets these registers to 00H.



# **(2) Asynchronous serial interface status registers 0, 1 (ASIS0, ASIS1)**

When a receive error occurs in UART mode, these registers indicate the type of error. ASISn can be read using an 8-bit or 1-bit memory manipulation instruction. RESET input sets these registers to 00H.



# **(3) Baud rate generator control registers 0, 1 (BRGC0, BRGC1)**

These registers set the serial clock for UARTn.

BRGCn can be set by an 8-bit memory manipulation instruction. RESET input sets these registers to 00H.



 **2. If write is performed to BRGCn during communication processing, the output of the baud rate generator will be disturbed and communication will not be performed normally. Therefore, do not write to BRGCn during communication processing.** 

**Remark** fsck: Source clock of 8-bit counter

# **(4) Baud rate generator mode control registers 0, 01 (BRGMC0, BRGMC01)**

These registers set the UARTn source clock. BRGMC0 and BRGMC01 are set by an 8-bit memory manipulation instruction. RESET input sets these registers to 00H.



**Remarks 1. Source clock of 8-bit counter: fsck** 

 **2.** When the selected clock is the timer output, it is not necessary to set the P27/TI3/TO3 pin to timer output mode.

# **(5) Baud rate generator mode control register 1 (BRGMC1)**

This register sets the UART1 source clock. BRGMC1 is set by an 8-bit memory manipulation instruction. RESET input sets this register to 00H.



# **10.4.3 Operations**

UARTn has the following two operation modes.

- Operation stop mode
- Asynchronous serial interface (UART) mode

# **(1) Operation stop mode**

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

In operation stop mode, pins can be used as normal ports.

# **(a) Register settings**

Operation stop mode settings are made via the TXEn and RXEn bits of asynchronous serial interface mode register n (ASIMn).



# **Figure 10-24. Settings of ASIMn (Operation Stop Mode)**

# **(2) Asynchronous serial interface (UART) mode**

This mode enables full-duplex operation in which one byte of data is transmitted and received after the start bit. The on-chip dedicated UARTn baud rate generator enables communications using a wide range of selectable baud rates.

The UARTn baud rate generator can also be used to generate a MIDI-standard baud rate (31.25 kbps).

# **(a) Register settings**

 $\star$ 

UART mode settings are made via asynchronous serial interface mode register n (ASIMn), asynchronous serial interface status register n (ASISn), baud rate generator control register n (BRGCn), baud rate generator mode control registers n and 01 (BRGMCn, BRGMC01) ( $n = 0, 1$ ).







# **Figure 10-26. ASISn Setting (UART Mode)**

 $\star$ 



# **Figure 10-27. BRGCn Setting (UART Mode)**

**Cautions 1. Reset input sets the BRGCn register to 00H.** 

 **Before starting operation, select a setting other than "Setting prohibited". Selecting a "Setting prohibited" setting in stop mode does not cause any problems.** 

 **2. If write is performed to the BRGCn register during communication processing, the output of the baud rate generator is disturbed and communication will not be performed normally. Therefore, do not write to BRGCn during communication processing.** 

**Remark** fsck: Source clock of 8-bit counter



# **Figure 10-28. BRGMC0 and BRGMC01 Settings (UART Mode)**

- **communication processing, the output of the baud rate generator is disturbed and communication will not be performed normally. Therefore, do not write to the BRGMC0 and BRGMC01 registers during communication processing.** 
	- **2. Be sure to set bits 3 to7 of the BRGMC0 register to 0.**
- **Remarks 1.** fxx: Main clock oscillation frequency
	- **2.** When the timer output is selected as the clock, it is not necessary to set the P27/TO3/TI3 pin to timer output mode.



# **Figure 10-29. BRGMC1 Settings (UART Mode)**

**Cautions 1. If write is performed to the BRGMC1 register during communication processing, the output of the baud rate generator is disturbed and communication will not be performed normally. Therefore, do not write to the BRGMC1 register during communication processing.** 

 **2. Be sure to set bits 3 to 7 of to 0.** 

**Remarks 1.** fxx: Main clock oscillation frequency

 **2.** When the timer output is selected as the clock, it is not necessary to set the P26/TO2/TI2 pin to timer output mode.

#### **(b) Baud rate**

The transmit/receive clock for the baud rate to be generated is a signal generated by dividing the main clock.

### • **Generation of baud rate transmit/receive clock using main clock**

The transmit/receive clock is obtained by dividing the main clock. The following equation is used to obtain the baud rate from the main clock.

# **<When 8** ≤ **k** ≤ **255>**

$$
[Baud\ rate] = \frac{fxx}{2^{m+1} \times k} \quad [Hz]
$$

- fxx: Main clock oscillation frequency
- m: Value set by TPS03 to TPS00  $(0 \le m \le 9)$  when UART0 Value set by TPS12 to TPS10 ( $0 \le m \le 5$ ) – when UART1
- k: Value set by MDLn7 to MDLn0  $(8 \le k \le 255)$

## **• Baud rate error tolerance**

 The baud rate error tolerance depends on the number of bits in a frame and the counter division ratio  $[1/(16+k)].$ 

 Table 10-8 shows the relationship between the main clock and the baud rate, and Figure 10-30 shows an example of the baud rate error tolerance.



### **Table 10-8. Relationship Between Main Clock and Baud Rate**

**Remark** fxx: Main clock oscillation frequency





#### **(c) Communication operations**

#### **(i) Data format**

As shown in Figure 10-31, the format of the transmit/receive data consists of a start bit, character bits, a parity bit, and one or more stop bits.

Asynchronous serial interface mode register n (ASIMn) is used to set the character bit length, parity selection, and stop bit length within each data frame  $(n = 0, 1)$ .





When 7 bits is selected as the number of character bits, only the lower 7 bits (from bit 0 to bit 6) are valid, so that during a transmission the highest bit (bit 7) is ignored and during reception the highest bit (bit 7) must be set to 0.

Asynchronous serial interface mode register n (ASIMn) and baud rate generator control register n (BRGCn) are used to set the serial transfer rate  $(n = 0, 1)$ .

If a receive error occurs, information about the receive error can be ascertained by reading asynchronous serial interface status register n (ASISn) ( $n = 0, 1$ ).

#### **(ii) Parity types and operations**

The parity bit is used to detect bit errors in transfer data. Usually, the same type of parity bit is used by the transmitting and receiving sides. When odd parity or even parity is set, errors in the parity bit (the oddnumber bit) can be detected. When zero parity or no parity is set, errors are not detected.

#### **<1> Even parity**

#### • **During transmission**

 The number of bits in transmit data including the parity bit is controlled so that an even number of "1" bits is set. The value of the parity bit is as follows.

 If the transmit data contains an odd number of "1" bits: The parity bit value is "1" If the transmit data contains an even number of "1" bits: The parity bit value is "0"

#### • **During reception**

 The number of "1" bits is counted among the receive data including a parity bit, and a parity error occurs when the result is an odd number.

### **<2> Odd parity**

#### • **During transmission**

 The number of bits in transmit data including a parity bit is controlled so that an odd number of "1" bits is set. The value of the parity bit is as follows.

 If the transmit data contains an odd number of "1" bits: The parity bit value is "0" If the transmit data contains an even number of "1" bits: The parity bit value is "1"

## • **During reception**

 The number of "1" bits is counted among the receive data including a parity bit, and a parity error occurs when the result is an even number.

#### **<3> Zero parity**

During transmission, the parity bit is set to "0" regardless of the transmit data. During reception, the parity bit is not checked. Therefore, no parity errors will occur regardless of whether the parity bit is a "0" or a "1".

# **<4> No parity**

No parity bit is added to the transmit data.

During reception, receive data is regarded as having no parity bit. Since there is no parity bit, no parity errors will occur.

## **(iii) Transmission**

The transmit operation is started when transmit data is written to transmit shift register n (TXSn). A start bit, parity bit, and stop bit(s) are automatically added to the data.

Starting the transmit operation shifts out the data in TXSn, thereby emptying TXSn, after which a transmit completion interrupt (INTSTn) is issued.

The timing of the transmit completion interrupt is shown below.

### **Figure 10-32. Timing of Asynchronous Serial Interface Transmit Completion Interrupt**



#### **(iv) Reception**

The receive operation is enabled when "1" is set to bit 6 (RXEn) of asynchronous serial interface mode register n (ASIMn), and the input via the RXDn pin is sampled.

The serial clock specified by baud rate generator control register n (BRGCn) is used when sampling the RXDn pin.

When the RXDn pin goes low, the 5-bit counter begins counting and the start timing signal for data sampling is output when half of the specified baud rate time has elapsed. If sampling the RXDn pin input with this start timing signal yields a low-level result, a start bit is recognized, after which the 5-bit counter is initialized and starts counting and data sampling begins. After the start bit is recognized, the character data, parity bit, and one-bit stop bit are detected, at which point reception of one data frame is completed.

Once reception of one data frame is completed, the receive data in the shift register is transferred to receive buffer register n (RXBn) and a receive completion interrupt (INTSRn) occurs.

Even if an error has occurred, the receive data in which the error occurred is still transferred to RXBn.

When an error occurs, INSTRn is generated if bit 1 (ISRMn) of ASIMn is cleared (0). On the other hand, INTSRn is not generated if the ISRMn bit is set (1) (see **10.4.2 (1) Asynchronous serial interface mode registers 0 and 1 (ASIM0, ASIM1**).

If the RXEn bit is reset to 0 during a receive operation, the receive operation is stopped immediately. At this time, the contents of RXBn and ASISn do not change, nor does INTSRn or INTSERn occur.

The timing of the asynchronous serial interface receive completion interrupt is shown below.

#### **Figure 10-33. Timing of Asynchronous Serial Interface Receive Completion Interrupt**



# **(v) Receive error**

Three types of errors can occur during a receive operation: a parity error, framing error, and overrun error. When, as the result of data reception, an error flag is set in asynchronous serial interface status register n (ASISn), the receive error interrupt request (INTSERn) is generated. The receive error interrupt request is generated prior to the receive completion interrupt request (INTSRn). Table 10-9 shows receive error causes. By reading the contents of ASISn during receive error interrupt servicing (INTSERn), it is possible to ascertain which error has occurred during reception (see **Table 10-9** and **10.4.2 (2) Asynchronous serial interface status registers 0 and 1 (ASIS0, ASIS1)**

The contents of ASISn are reset (0) by reading the receive buffer register (RXBn) or receiving subsequent data (if there is an error in the subsequent data, the error flag is set).



#### **Table 10-9. Receive Error Causes**

## **Figure 10-34. Receive Error Timing**



#### **10.4.4 Standby function**

### **(1) Operation in HALT mode**

Only serial transfer operations are performed normally.

#### **(2) Operation in IDLE and software STOP modes**

#### **(a) When internal clock is selected as serial clock**

The operations of asynchronous serial interface mode register n (ASIMn), asynchronous serial status register n (ASISn), baud rate generator control register n (BRGCn), baud rage generator mode control registers n and 01 (BRGMCn, BRGMC01), transmit shift register n (TXSn), and receive buffer register n (RXBn) are stopped and their values immediately before the clock stopped are held.

The TXDn pin output holds the data immediately before the clock was stopped (in software STOP mode) during transmission. When the clock is stopped during reception, the receive data until the clock stopped is stored and subsequent receive operations are stopped. Reception resumes upon clock restart.

#### **(b) When external clock is selected as serial clock**

Only serial transfer operations are performed normally.

# **CHAPTER 11 A/D CONVERTER**

# **11.1 Function**

The A/D converter converts analog input signals into digital values with a resolution of 10 bits, and can handle 12 channels of analog input signals (ANI0 to ANI11).

# **(1) Hardware start**

Conversion is started by trigger input (ADTRG) (rising edge, falling edge, or both rising and falling edges can be specified).

# **(2) Software start**

Conversion is started by setting the A/D converter mode register (ADM).

One analog input channel is selected from ANI0 to ANI11, and A/D conversion is performed. If A/D conversion has been started by means of hardware start, conversion stops once it has been completed, and an interrupt request (INTAD) is generated. If conversion has been started by means of software start, conversion is performed repeatedly. Each time conversion has been completed, INTAD is generated.

Operation of the A/D converter continues in HALT mode.

The block diagram is shown below.



**Figure 11-1. Block Diagram of A/D Converter** 

# **11.2 Configuration**

The A/D converter consists of the following hardware.





# **(1) Successive approximation register (SAR)**

This register compares the voltage value of the analog input signal with the voltage tap (compare voltage) value from the series resistor string, and holds the result of the comparison starting from the most significant bit (MSB). When the comparison result has been stored down to the least significant bit (LSB) (i.e., when the A/D conversion has been completed), the contents of the SAR are transferred to the A/D conversion result register.

# **(2) A/D conversion result register (ADCR), A/D conversion result register H (ADCRH)**

Each time A/D conversion is completed, the result of the conversion is loaded to this register from the successive approximation register. The higher 10 bits of this register hold the result of the A/D conversion (the lower 6 bits are fixed to 0). This register is read using a 16-bit memory manipulation instruction. RESET input sets ADCR to 0000H.

When using only the higher 8 bits of the result of the A/D conversion, ADCRH is read using an 8-bit memory manipulation instruction.

RESET input sets ADCRH to 00H.

## **(3) Sample & hold circuit**

The sample & hold circuit samples each of the analog input signals sequentially sent from the input circuit, and sends the sampled data to the voltage comparator. This circuit also holds the sampled analog input signal voltage during A/D conversion.

## **(4) Voltage comparator**

The voltage comparator compares the analog input signal with the output voltage of the series resistor string.

## **(5) Series resistor string**

The series resistor string is connected between AVREF and AVss and generates a voltage for comparison with the analog input signal.

#### **(6) ANI0 to ANI11 pins**

These are analog input pins for the 12 channels of the A/D converter, and are used to input analog signals to be converted into digital signals. Pins other than ones selected as the analog input by the analog input channel specification register (ADS) can be used as input ports.

# **(7) AVREF pin**

This pin inputs a reference voltage to the A/D converter.

The signals input to the ANI0 through ANI11 pins are converted into digital signals based on the voltage applied across AVREF and AVss.

# **(8) AVSS pin**

This is the ground pin of the A/D converter. Always keep the potential at this pin the same as that at the Vss pin even when the A/D converter is not in use.

#### **(9) AVDD pin**

This is the analog power supply pin of the A/D converter. Always keep the potential at this pin the same as that at the V<sub>DD</sub> pin even when the A/D converter is not in use.

**Caution Make sure that the voltages input to ANI0 through ANI11 do not exceed the rated values. If a voltage higher than or equal to AVREF or lower than or equal to AVSS (even within the range of the absolute maximum ratings) is input to a channel, the conversion value of the channel is undefined, and the conversion values of the other channels may also be affected.** 

# **11.3 Control Registers**

The A/D converter is controlled by the following registers.

- A/D converter mode register (ADM)
- Analog input channel specification register (ADS)

#### **(1) A/D converter mode register (ADM)**

This register specifies the conversion time of the input analog signal to be converted into a digital signal, starting or stopping the conversion, and an external trigger.

ADM is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets ADM to 00H.



 $\star$ 







<b>ADPS</b>	A/D Conversion Time Mode Selection
	Comparator on
	Comparator off

**Notes 1.** Conversion time (actual A/D conversion time) Always set the time to 5  $\mu$ s  $\leq$  Conversion time  $\leq$  100  $\mu$ s. However, when ADPS bit = 1, the oscillation stabilization time is not included.

**2.** Stabilization time (setup time of A/D converter) Each A/D conversion requires "conversion time + stabilization time". There is no stabilization time when  $ADPS = 0$ .

Remark Turning off the internal comparator cuts the current flowing through the AV<sub>DD</sub> pin.



# **Table 11-2. A/D Conversion Time Selection**

 $\star$ 

# **(2) Analog input channel specification register (ADS)**

ADS specifies the port for inputting the analog voltage to be converted into a digital signal. ADS is set by a 1-bit or 8-bit memory manipulation instruction. RESET input sets ADS to 00H.



# **11.4 Operation**

### **11.4.1 Basic operation**

- <1> Select one channel whose analog signal is to be converted into a digital signal by using the analog input channel specification register (ADS).
- <2> The sample & hold circuit samples the voltage input to the selected analog input channel.
- <3> After sampling for a specific time, the sample & hold circuit enters the hold status, and holds the input analog voltage until it has been converted into a digital signal.
- <4> Set bit 9 of the successive approximation register (SAR). The tap selector sets the voltage tap of the series resistor string to (1/2) AVREF.
- <5> The voltage difference between the voltage tap of the series resistor string and the analog input voltage is compared by the voltage comparator. If the analog input voltage is greater than  $(1/2)$  AVREF, the MSB of the SAR remains set. If the analog input voltage is less than (1/2) AVREF, the MSB is reset.
- <6> Next, bit 8 of the SAR is automatically set, and the analog input voltage is compared again. Depending on the value of bit 9 to which the result of the preceding comparison has been set, the voltage tap of the series resistor string is selected as follows:
	- Bit  $9 = 1$ : (3/4) AVREF
	- $Bit 9 = 0: (1/4) AVREF$

The analog input voltage is compared with one of these voltage taps, and bit 8 of the SAR is manipulated as follows depending on the result of the comparison.

- Analog input voltage  $\geq$  voltage tap: Bit 8 = 1
- Analog input voltage  $\leq$  voltage tap: Bit  $8 = 0$
- <7> The above steps are repeated until bit 0 of the SAR has been manipulated.
- <8> When comparison of all 10 bits of the SAR has been completed, the valid digital value remains in the SAR, and the value of the SAR is transferred and latched to the A/D conversion result register (ADCR). At the same time, an A/D conversion end interrupt request (INTAD) can be generated.

Caution The first conversion value immediately after setting  $ADCS = 0 \rightarrow 1$  may not satisfy the ratings.





A/D conversion is successively executed until bit 7 (ADCS) of the A/D converter mode register (ADM) is reset to 0 by software.

If ADM and the analog input channel specification register (ADS) are written during A/D conversion, the conversion is initialized. If ADCS is set to 1 at this time, conversion is started from the beginning.

RESET input sets the A/D conversion result register (ADCR) to 0000H.

# **11.4.2 Input voltage and conversion result**

The analog voltages input to the analog input pins (ANI0 to ANI11) and the result of the A/D conversion (contents of the A/D conversion result register (ADCR)) are related as follows.

$$
ADCR = INT(\frac{V_{IN}}{AV_{REF}} \times 1024 + 0.5)
$$

Or,

$$
\left(\text{ADCR} - 0.5\right) \times \frac{\text{AV}_{\text{REF}}}{1024} \leq V_{\text{IN}} < \left(\text{ADCR} + 0.5\right) \times \frac{\text{AV}_{\text{REF}}}{1024}
$$

INT ( ): Function that returns integer of value in ( )

V<sub>IN</sub>: Analog input voltage

AVREF: AVREF pin voltage

ADCR: Value of the A/D conversion result register (ADCR)

The relationship between the analog input voltage and A/D conversion result is shown below.





### **11.4.3 A/D converter operation mode**

In this mode one of the analog input channels ANI0 to ANI11 is selected by the analog input channel specification register (ADS) and A/D conversion is executed.

The A/D conversion can be started in the following two ways.

- Hardware start: Started by trigger input (ADTRG) (rising edge, falling edge, or both rising and falling edges can be specified)
- Software start: Started by setting A/D converter mode register (ADM)

The result of the A/D conversion is stored in the A/D conversion result register (ADCR) and an interrupt request signal (INTAD) is generated at the same time.

# **(1) A/D conversion by hardware start**

A/D conversion is on standby if bit 6 (TRG) and bit 7 (ADCS) of the A/D converter mode register (ADM) are set to 1. When an external trigger signal is input, the A/D converter starts converting the voltage applied to the analog input pin specified by the analog input channel specification register (ADS) into a digital signal.

When A/D conversion has been completed, the result of the conversion is stored in the A/D conversion result register (ADCR), and an interrupt request signal (INTAD) is generated. Once in A/D conversion has been started and completed, conversion is not started again unless a new external trigger signal is input.

If data with ADCS set to 1 is written to ADM during A/D conversion, the conversion under execution is stopped, and the A/D converter stands by until a new external trigger signal is input. If the external trigger signal is input, A/D conversion is executed again from the beginning.

If data with ADCS set to 0 is written to ADM during A/D conversion, the conversion is immediately stopped.

# **Caution Be sure to make the input interval of the external trigger signal higher than the conversion time specified by the FR2 to FR0 bits of the ADM register + 6 CPU clocks.**



**Figure 11-4. A/D Conversion by Hardware Start (with Falling Edge Specified)** 

### **(2) A/D conversion by software start**

If bit 6 (TRG) of A/D converter mode register 1 (ADM1) is set to 0 and bit 7 (ADCS) is set to 1, the A/D converter starts converting the voltage applied to the analog input pin specified by the analog input channel specification register (ADS) into a digital signal.

When A/D conversion has been completed, the result of the conversion is stored in the A/D conversion result register (ADCR), and an interrupt request signal (INTAD) is generated. Once A/D conversion has been started and completed, the next conversion is started immediately. A/D conversion is repeated until new data is written to ADS.

If ADS is rewritten during A/D conversion, the conversion under execution is stopped, and conversion of the newly selected analog input channel is started.

If data with ADCS set to 0 is written to ADM during A/D conversion, the conversion is immediately stopped.



**Figure 11-5. A/D Conversion by Software Start** 

# **11.5 Notes on Using A/D Converter**

### **(1) Current consumption in standby mode**

The A/D converter stops operation in the IDLE/software STOP mode (operable in the HALT mode). At this time, the current consumption of the A/D converter can be reduced by stopping the conversion (by resetting the bit 7 (ADCS) of the A/D converter mode register (ADM) to 0).

To reduce the current consumption in the IDLE/software STOP mode, set the AVREF potential in the user circuit to the same value  $(0 V)$  as the AVss potential.

### **(2) Input range of ANI0 to ANI11**

Keep the input voltage of the ANI0 through ANI11 pins to within the rated range. If a voltage greater than or equal to AVREF or lower than or equal to AVss (even within the range of the absolute maximum ratings) is input to a channel, the converted value of the channel becomes undefined. Moreover, the values of the other channels may also be affected.

# **(3) Conflict**

**<1> Conflict between writing A/D conversion result register (ADCR) and reading ADCR at end of conversion** 

Reading ADCR takes precedence. After ADCR has been read, a new conversion result is written to ADCR.

#### **<2> Conflict between writing ADCR and external trigger signal input at end of conversion**

The external trigger signal is not input during A/D conversion. Therefore, the external trigger signal is not acknowledged during writing of ADCR.

**<3> Conflict between writing of ADCR and writing A/D converter mode register (ADM) or analog input channel specification register (ADS)** 

When ADM or ADS write is performed immediately after ADCR write following the end or A/D conversion, the conversion result is not written to the ADCR register, and INTAD is not generated.
#### **(4) Countermeasures against noise**

To keep the resolution of 10 bits, prevent noise from being superimposed on the AVREF and ANI0 to ANI11 pins. The higher the output impedance of the analog input source, the heavier the influence of noise. To lower noise, connecting an external capacitor as shown in Figure 11-6 is recommended.





#### **(5) ANI0 to ANI11**

The analog input (ANI0 to ANI11) pins function alternately as port pins.

To execute A/D conversion with any of ANI0 to ANI11 selected, do not execute an instruction that inputs data to the port during conversion; otherwise, the resolution may drop.

If a digital pulse is applied to pins adjacent to the pin whose input signal is converted into a digital signal, the expected A/D conversion result may not be obtained because of the influence of coupling noise. Therefore, do not apply a pulse to the adjacent pins.

#### **(6) Input impedance of AVREF pin**

A series resistor string is connected between the AVREF and AVss pins.

If the output impedance of the reference voltage source is too high, the series resistor string between the AVREF and AVss pins is connected in series, increasing the error of the reference voltage.

### **(7) Interrupt request flag (ADIF)**

The interrupt request flag (ADIF) is not cleared even if the contents of the analog input channel specification register (ADS) are changed.

If the analog input pin is changed during conversion, therefore, the result of the A/D conversion of the preceding analog input signal and the conversion end interrupt request flag may be set immediately before ADS is rewritten. If ADIF is read immediately after ADS has been rewritten, it may be set despite the fact that conversion of the newly selected analog input signal has not been completed yet.

When stopping A/D conversion and then resuming, clear ADIF before resuming conversion.





## **(8) AVDD pin**

The AV<sub>DD</sub> pin is the power supply pin of the analog circuit, and also supplies power to the input circuit of ANI0 to ANI11. Even in an application where a backup power supply is used, therefore, be sure to apply the same voltage as the V<sub>DD</sub> pin to the AV<sub>DD</sub> pin as shown in Figure 11-8.





#### **(9) Reading out A/D conversion result register (ADCR)**

A write operation to the A/D converter mode register (ADM) and analog input channel specification register (ADS) may cause the ADCR contents to be undefined. Therefore, read ADCR during A/D conversion (ADCS bit = 1). Incorrect conversion results may be read out at a timing other than the above.

#### **11.6 How to Read A/D Converter Characteristics Table**

Here, special terms unique to the A/D converter are explained.

# **(1) Resolution**

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1LSB (Least Significant Bit). The percentage of 1LSB with respect to the full scale is expressed by %FSR (Full Scale Range). %FSR indicates the ratio of analog input voltage that can be converted as a percentage, and is always represented by the following formula regardless of the resolution.

1%FSR = (Max. value of analog input voltage that can be converted − Min. value of analog input voltage that can be converted)/100

 $= (AV_{REF} - 0)/100$ 

 $= AV<sub>REF</sub>/100$ 

1LSB is as follows when the resolution is 10 bits.

 $1LSB = 1/2^{10} = 1/1024$  $= 0.098%$ FSR

Accuracy has no relation to resolution, but is determined by overall error.

## **(2) Overall error**

This shows the maximum error value between the actual measured value and the theoretical value. Zero-scale error, full-scale error, linearity error and errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.



#### **Figure 11-9. Overall Error**

# **(3) Quantization error**

When analog values are converted to digital values, a ±1/2LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of ±1/2LSB is converted to the same digital code, so a quantization error cannot be avoided.

Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.





#### **(4) Zero-scale error**

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2 LSB) when the digital output changes from 0……000 to 0……001.

**Figure 11-11. Zero-Scale Error** 



## **(5) Full-scale error**

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (3/2LSB) when the digital output changes from 1……110 to 1……111.





#### **(6) Differential linearity error**

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value.



**Figure 11-13. Differential Linearity Error** 

#### **(7) Integral linearity error**

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.





## **(8) Conversion time**

This expresses the time from when the analog input voltage was applied to the time when the digital output was obtained.

The sampling time is included in the conversion time in the characteristics table.

#### **(9) Sampling time**

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.

#### **Figure 11-15. Sampling Time**



# **CHAPTER 12 DMA FUNCTIONS**

# **12.1 Functions**

The V850/SA1 incorporates a three channel DMA (Direct Memory Access) controller (DMAC) that controls and executes DMA transfer.

The DMAC transfers data between internal RAM and on-chip peripheral I/O based on a trigger from the on-chip peripheral I/O (serial interface, timer/counter, or A/D converter).

# **12.2 Features**



**Remark** fcpu: CPU operation clock

#### **12.3 Configuration**



**Figure 12-1. Block Diagram of DMAC** 

#### **(1) DMA transfer request control block**

The DMA transfer request control block generates a DMA transfer request signal for the CPU when the DMA transfer trigger (INT signal) specified by DMA channel control register n (DCHCn) is input.

When the DMA transfer request signal is acknowledged, the CPU generates a DMA transfer acknowledge signal for the channel control block and interface control block after the current CPU processing has finished.

# **(2) Channel control block**

The channel control block distinguishes the DMA transfer channel n (DMA0 to DMA2) to be transferred and controls the internal RAM, peripheral I/O addresses, and access cycles (internal RAM: 1 clock, peripheral I/O register: 3 clocks) set by the peripheral I/O registers of the channel to be transferred, the transfer direction, and the transfer count. In addition, it also controls the priority order when two or more DMAn transfer triggers (INT signals) are generated simultaneously.

## **12.4 Control Registers**

г

## **(1) DMA peripheral I/O address registers 0 to 2 (DIOA0 to DIOA2)**

These registers are used to set the peripheral I/O register address for DMA channel n. These registers are can be read/written in 16-bit units.



# **(2) DMA internal RAM address registers 0 to 2 (DRA0 to DRA2)**

These registers are used to set the internal RAM address for DMA channel n. An address is incremented after each transfer is completed, when the DADn bit of the DCHDn register is 0. The incrementation value is "1" during 8-bit transfers and "2" during 16-bit transfers ( $n = 0$  to 2).

These registers are can be read/written in 16-bit units.



÷

The correspondence between DRAn setting value and internal RAM area is shown below.

# **(a)** µ**PD703014A, 703014AY, 703014B, 703014BY, 703015A, 703015AY, 703015B, 703015BY, 70F3015B, 70F3015BY**

Set the DRAn register to a value in the range of 0000H to 0FFFH  $(n = 0 to 2)$ . Setting is prohibited for values between 1000H and 1FFFH.





## **(b)** µ**PD703017A, 703017AY, 70F3017A, 70F3017AY**

Set the DRAn register to a value in the range of 0000H to 0FFFH or 1000H to 1FFFH  $(n = 0 to 2)$ .





#### **(3) DMA byte count registers 0 to 2 (DBC0 to DBC2)**

These are 8-bit registers that are used to set the number of transfers for DMA channel n.

The remaining number of transfers is retained during the DMA transfers.

A value of 1 is decremented once per transfer if the transfer is a byte (8-bit) transfer, and a value of 2 is decremented once per transfer if the transfer is a 16-bit transfer. The transfers are terminated when a borrow operation occurs. Accordingly, "number of transfers − 1" should be set for byte (8-bit) transfers and "(number of transfers  $-1$   $\times$  2" should be set for 16-bit transfers. During 16-bit transfers, values set to bit 0 are ignored, and 0 is set to bit 0 after decrementation.

These registers are can be read/written in 8-bit units.



## **(4) DMA channel control registers 0 to 2 (DCHC0 to DCHC2)**

These registers are used to control the DMA transfer operation mode for DMA channel n. These registers are can be read/written in 1-bit or 8-bit units.



 $\star$ 

 $\star$ 





## **12.5 Operation**

The DMA controller of the V850/SA1 supports only the single transfer mode.

When a DMA transfer request (INTxxx: refer to **12.4 (4) DMA channel control registers 0 to 2 (DCHC0 to DCHC2**)) is generated during CPU processing, a single DMA transfer is started after the current CPU processing has finished. Regardless of the transfer direction, 4 CPU clocks (fcPU) are required for one DMA transfer. The 4 CPU clocks are divided as follows.

- Internal RAM access: 1 clock
- Peripheral I/O access: 3 clocks

After one DMA transfer (8/16 bits) ends, control always shifts to the CPU processing and waits for the generation of the next DMA transfer request (INTxxx). After the specified number of data transfers ends, the DMA transfer end interrupt requests (INTDMA0 to INTDMA2) are generated for each channel of the interrupt controller if the TCn bit of the DOCHn register becomes 1.

The DMA transfer operation timing chart is shown below.



**Figure 12-4. DMA Transfer Operation Timing** 

If two or more DMA transfer requests are generated simultaneously, the DMA transfer requests are executed in a priority order of DMA0 > DMA1 > DMA2. While a higher priority DMA transfer request is being executed, the lower priority DMA transfer requests are held pending. After the higher priority DMA transfer ends, control always shifts to the CPU processing once, and then the lower priority DMA transfer request is executed after the CPU processing ends.

The processing when the transfer requests DMA0 to DMA2 are generated simultaneously is shown below.



#### **Figure 12-5. Processing When Transfer Requests DMA0 to DMA2 Are Generated Simultaneously**

DMA operation stops only in the IDLE/software STOP mode. In the HALT mode, DMA operation continues, DMA also operates during the bus hold period and after access to external memory.

#### **12.6 Cautions**

- To manipulate the bits of the interrupt control register (xxICn) in the EI state when using the DMA function, execute the DI instruction before manipulation and EI instruction after manipulation. Alternatively, clear (0) the xxIFn bit at the start of the interrupt servicing routine (when not using the DMA function, these manipulations are not required).
- If an interrupt request signal is generated in synchronization with the external clock, setting the interrupt request signal as multiple DMA transfer triggers is prohibited. If set, the priority of the DMA may be reversed.

#### **Remark** xx: Peripheral unit identification name (see **Table 5-2**)

N: Peripheral unit number (see **Table 5-2**)

# **CHAPTER 13 REAL-TIME OUTPUT FUNCTION (RTO)**

# **13.1 Function**

The V850/SA1 incorporates a real-time output function that transfers preset data to real-time output buffer registers (RTBL, RTBH), and then transfers this data with hardware to an external device via the output latches, upon the occurrence of an external interrupt or external trigger.

Because RTO can output signals without jitter, it is suitable for controlling a stepper motor.

# **13.2 Features**

- { 8-bit real-time output unit
- { Port mode and real-time output mode can be selected in 1-bit units
- ${O}$  8 bits  $\times$  1 channel or 4 bits  $\times$  2 channels can be selected
- ${\circ}$  Trigger signal: Selectable from the following three. External interrupt: RTPTRG Internal interrupt: INTTM4, INTTM5

# **13.3 Configuration**





RTO consists of the following hardware.





# **(1) Real-time output buffer registers (RTBL, RTBH)**

RTBL and RTBH are 4-bit registers that hold output data in advance.

These registers are mapped to independent addresses in the special function register (SFR) area as shown in Figure 13-2.

If an operation mode of 4 bits  $\times$  2 channels is specified, data can be individually set to RTBL and RTBH. The data of both the registers can be read all at once by specifying the address of either of the registers.

If an operation mode of 8 bits × 1 channel is specified, 8-bit data can be set to both RTBL and RTBH respectively by writing the data to either of the registers. The data of both the registers can be read all at once by specifying the address of either of the registers.

These registers are set by an 8-bit memory manipulation instruction.

RESET input sets these registers to 00H.

Figure 13-2 shows the configuration of RTBL and RTBH, and Table 13-2 shows the operation to be performed when RTBL and RTBH are manipulated.

### **Figure 13-2. Configuration of Real-Time Output Buffer Registers**



### **Table 13-2. Operation When Real-Time Output Buffer Registers Are Manipulated**



**Notes 1.** Only the bits set in the real-time output port mode (RTPM) can be read. If a bit set in the port mode is read, 0 is read.

 **2.** Set output data to RTBL and RTBH after setting the real-time output port until the real-time output trigger is generated.

#### **(2) Output latch**

This is the output latch to which the value set by the real-time output buffer register (RTBL, RTBH) is automatically transferred when the real-time output trigger occurs. Output latches cannot be accessed.

A port specified as a real-time output port cannot set data to the port output latch. To set the initial values of the real-time output port, set data to the port output latch in the port mode and then set to the real-time output port mode (refer to **13.5 Usage**).

# **13.4 Control Registers**

RTO is controlled by using the following two registers.

- Real-time output port mode register (RTPM)
- Real-time output port control register (RTPC)

#### **(1) Real-time output port mode register (RTPM)**

This register selects real-time output port mode or port mode in 1-bit units. RTPM is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets RTPM to 00H.



# **(2) Real-time output port control register (RTPC)**

This register sets the operation mode and output trigger of the real-time output port.

The relationship between the operation mode and output trigger of the real-time output port is as shown in Table 13- 3.

RTPC is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets RTPC to 00H.



#### **Table 13-3. Operation Mode and Output Trigger of Real-Time Output Port**



#### **13.5 Usage**  ٠

- (1) Disable the real-time output operation. Clear bit 7 (RTPOE) of the real-time output port control register (RTPC) to 0.
- (2) Initialization
	- (i) Set the initial value to the output latch of port 10.
	- (ii) Set the PM10 register to output mode.
	- (iii) Specify the real-time output port mode or port mode in 1-bit units. Set the real-time output port mode register (RTPM).
	- (iv) Selects a trigger and valid edge. Set bits 4, 5, and 6 (EXTR, BYTE, and RTPEG) of RTPC.
	- (v) Set the same value as (i) to the real-time output buffer registers (RTBH and RTBL).
- (3) Enable the real-time output operation. Set RTPOE to 1.
- (4) Set the output latch of port 10 to 0 are set the next output to RTBH and RTBL before the selected transfer trigger is generated.
- (5) Set the next real-time output value to RTBH and RTBL by interrupt servicing corresponding to the selected trigger.

#### **13.6 Operation**

If the real-time output operation is enabled by setting bit 7 (RTPOE) of the real-time output port control register (RTPC) to 1, the data of the real-time output buffer registers (RTBH and RTBL) is transferred to the output latch in synchronization with the generation of the selected transfer trigger (set by EXTR and BYTE<sup>Note</sup>). Of the transferred data, only the data of the bits specified in the real-time output port mode by the real-time output port mode register (RTPM) is output from the bits of RTP0 to RTP7. The bits specified in the port mode by RTPM output 0.

If the real-time output operation is disabled by clearing RTPOE to 0, RTP0 to RTP7 output 0 regardless of the setting of RTPM.

**Note** EXTR: Bit 4 of real-time output port control register (RTPC) BYTE: Bit 5 of real-time output port control register (RTPC)





# **13.7 Cautions**

- (1) Before performing initialization, disable the real-time output operation by clearing bit 7 (RTPOE) of the real-time output port control register (RTPC) to 0.
- (2) Once the real-time output operation is disabled (RTPOE = 0), be sure to set the same initial value as the output latch to the real-time output buffer registers (RTBH and RTBL) before enabling the real-time output operation  $(RTPOE = 0 \rightarrow 1).$
- (3) Operation cannot be guaranteed if a conflict between the following signals occurs. Use a software to avoid a conflict.
	- Conflict between the switch operation from the real-time output port mode to the port mode (RTPOE = 0) and the valid edge of the selected real-time output trigger
	- Conflict between the write operation to the real-time output buffer register (RTBL, RTBH) in the real-time output port mode and the valid edge of the selected real-time output trigger

# **CHAPTER 14 PORT FUNCTION**

# **14.1 Port Configuration**

The V850/SA1 includes 85 I/O port pins configuring ports 0 to 12 (13 ports are input only). There are three power supplies for the I/O buffers; AV<sub>DD</sub>, BV<sub>DD</sub>, and V<sub>DD</sub>, which are described below.

 $\star$ 

# **Table 14-1. Pin I/O Buffer Power Supplies**



# **14.2 Port Pin Function**

# **14.2.1 Port 0**

Port 0 is an 8-bit I/O port for which I/O settings can be controlled in 1-bit units. A pull-up resistor can be connected in 1-bit units (software pull-up function).

When P00 to P04 are used as the NMI and INTP0 to INTP3 pins, noise is eliminated from these pins by an analog noise eliminator.

When P05 to P07 are used as the INTP4/ADTRG, INTP5/RTPTRG, and INTP6 pins, noise is eliminated from these pins by a digital noise eliminator.



Port 0 includes the following alternate functions.



# **Table 14-2. Alternate Functions of Port 0**

**Note** Software pull-up function

#### **(1) Function of P0 pins**

Port 0 is an 8-bit I/O port for which I/O settings can be controlled in 1-bit units. I/O settings are controlled via the port 0 mode register (PM0).

In output mode, the values set to each bit are output to port 0 (P0). When using this port in output mode, either the valid edge of each interrupt request should be made invalid or each interrupt request should be masked (except for NMI requests).

When using this port in input mode, the pin statuses can be read by reading P0. Also, the P0 register (output latch) values can be read by reading P0 while in output mode.

The valid edge of NMI and INTP0 to INTP6 are specified via rising edge specification register 0 (EGP0) and falling edge specification register 0 (EGN0).

A pull-up resistor can be connected in 1-bit units when specified via pull-up resistor option register 0 (PU0).

When a reset is input, the settings are initialized to input mode. Also, the valid edge of each interrupt request becomes invalid (NMI and INTP0 to INTP6 do not function immediately after reset).

#### **(2) Noise elimination**

#### **(a) Elimination of noise from NMI and INTP0 to INTP3 pins**

An on-chip noise eliminator uses analog delay to eliminate noise. Consequently, if a signal having a constant level is input for longer than a specified time to these pins, it is detected as a valid edge. Such edge detection occurs after the specified amount of time.

#### **(b) Elimination of noise from INTP4 to INTP6, ADTRG, and RTPTRG pins**

A digital noise eliminator is provided on chip.

This circuit uses digital sampling. A pin's input level is detected using a sampling clock  $(f_{xx})$ , and noise elimination is performed if the same level is not detected three times consecutively.

- **Cautions 1. If the input pulse width is 2 to 3 clocks, whether it will be detected as a valid edge or eliminated as noise is undefined.** 
	- **2. To ensure correct detection of pulses as valid edges, constant-level input is required for 3 clocks or more.**
	- **3. If noise is occurring in synchronization with the sampling clock, noise cannot be eliminated. In such cases, attach a filter to the input pins to eliminate the noise.**
	- **4. Noise elimination is not performed when these pins are used as an normal input port pins.**

#### **(3) Control registers**

# **(a) Port 0 mode register (PM0)**

PM0 can be read/written in 1-bit or 8-bit units.



# **(b) Pull-up resistor option register 0 (PU0)**

PU0 can be read/written in 1-bit or 8-bit units.



# **(c) Rising edge specification register 0 (EGP0)**

EGP0 can be read/written in 1-bit or 8-bit units.



# **(d) Falling edge specification register 0 (EGN0)**

EGN0 can be read/written in 1-bit or 8-bit units.



## **(4) Block diagram (port 0)**



**Figure 14-1. Block Diagram of P00 to P07** 

## **14.2.2 Port 1**

Port 1 is a 6-bit I/O port for which I/O settings can be controlled in 1-bit units. A pull-up resistor can be connected in 1-bit units (software pull-up function).

Bits 0, 1, 2, 4, and 5 are selectable as normal outputs or N-ch open-drain outputs.



Port 1 includes the following alternate functions.

#### **Table 14-3. Alternate Functions of Port 1**



**Notes 1.** Software pull-up function

 $\star$ 

 **2.** µPD703014AY, 703014BY, 703015AY, 703015BY, 703017AY, 70F3015BY, 70F3017AY only.

# **(1) Function of P1 pins**

Port 1 is a 6-bit I/O port for which I/O settings can be controlled in 1-bit units. I/O settings are controlled via the port 1 mode register (PM1).

In output mode, the values set to each bit are output to port 1 (P1). The port 1 function register (PF1) can be used to specify whether P10 to P12, P14, and P15 are normal outputs or N-ch open-drain outputs.

When using this port in input mode, the pin statuses can be read by reading P1. Also, the P1 (output latch) values can be read by reading P1 while in output mode.

A pull-up resistor can be connected in 1-bit units when specified via pull-up resistor option register 1 (PU1).

Clear P1 and PM1 to 0 when using alternate-function pins as outputs. The ORed result of the port output and the alternate-function pin is output from the pins.

When a reset is input, the settings are initialized to input mode.

### **(2) Control registers**

### **(a) Port 1 mode register (PM1)**

PM1 can be read/written in 1-bit or 8-bit units.



# **(b) Pull-up resistor option register 1 (PU1)**

PU1 can be read/written in 1-bit or 8-bit units.



# **(c) Port 1 function register (PF1)**

PF1 can be read/written in 1-bit or 8-bit units.



# **(3) Block diagrams (port 1)**



**Figure 14-2. Block Diagram of P10, P12, and P15** 



**Figure 14-3. Block Diagram of P11 and P14** 



**Figure 14-4. Block Diagram of P13**
#### **14.2.3 Port 2**

Port 2 is an 8-bit I/O port for which I/O settings can be controlled in 1-bit units. A pull-up resistor can be connected in 1-bit units (software pull-up function).

P21 and P22 are selectable as normal outputs or N-ch open-drain outputs.

When P26 and P27 are used as the TI2/TI3 pins, noise is eliminated from these pins by a digital noise eliminator.



Port 2 includes the following alternate functions.





# **(1) Function of P2 pins**

Port 2 is an 8-bit I/O port for which I/O settings can be controlled in 1-bit units. I/O settings are controlled via the port 2 mode register (PM2).

In output mode, the values set to each bit are output to port 2 (P2). The port 2 function register (PF2) can be used to specify whether P21 and P22 are normal outputs or N-ch open-drain outputs.

When using this port in input mode, the pin statuses can be read by reading P2. Also, the P2 (output latch) values can be read by reading P2 while in output mode.

A pull-up resistor can be connected in 1-bit units when specified via pull-up resistor option register 2 (PU2).

When using the alternate function TI2 and TI3 pins, noise elimination is provided by a digital noise eliminator (same as digital noise eliminator for port 0).

Clear P2 and PM2 to 0 when using alternate-function pins as outputs. The ORed result of the port output and the alternate-function pin is output from the pins.

When a reset is input, the settings are initialized to input mode.

# **(2) Control registers**

#### **(a) Port 2 mode register (PM2)**

PM2 can be read/written in 1-bit or 8-bit units.



# **(b) Pull-up resistor option register 2 (PU2)**

PU2 can be read/written in 1-bit or 8-bit units.



# **(c) Port 2 function register (PF2)**

PF2 can be read/written in 1-bit or 8-bit units.



#### **(3) Block diagrams (port 2)**



**Figure 14-5. Block Diagram of P20, P23, and P25** 

**Figure 14-6. Block Diagram of P21** 





**Figure 14-7. Block Diagram of P22** 

**Figure 14-8. Block Diagram of P24** 





**Figure 14-9. Block Diagram of P26 and P27** 

#### **14.2.4 Port 3**

Port 3 is an 8-bit I/O port for which I/O settings can be controlled in 1-bit units. A pull-up resistor can be connected in 1-bit units (software pull-up function).

When P36 and P37 are used as the TI4 and TI5 pins, noise is eliminated from these pins by a digital noise eliminator.



Port 3 includes the following alternate functions.





# **(1) Function of P3 pins**

Port 3 is an 8-bit I/O port for which I/O settings can be controlled in 1-bit units. I/O settings are controlled via the port 3 mode register (PM3).

In output mode, the values set to each bit are output to port 3 (P3).

When using this port in input mode, the pin statuses can be read by reading P3. Also, the P3 (output latch) values can be read by reading P3 while in output mode.

A pull-up resistor can be connected in 1-bit units when specified via pull-up resistor option register 3 (PU3).

When using the alternate-function TI4 and TI5 pins, noise elimination is provided by a digital noise eliminator (same as digital noise eliminator for port 0).

When using the alternate-function A13 to A15 pins, set the pin functions via the memory address output mode register (MAM). At this time, be sure to set PM3 (PM34 to PM36) to 0.

Clear P3 and PM3 to 0 when using alternate-function pins as outputs. The ORed result of the port output and the alternate-function pin is output from the pins.

When a reset is input, the settings are initialized to input mode.

#### **(2) Control registers**

#### **(a) Port 3 mode register (PM3)**

PM3 can be read/written in 1-bit or 8-bit units.



#### **(b) Pull-up resistor option register 3 (PU3)**

PU3 can be read/written in 1-bit or 8-bit units.



# **(3) Block diagrams (port 3)**



**Figure 14-10. Block Diagram of P30 to P33** 



**Figure 14-11. Block Diagram of P34 and P35** 



**Figure 14-12. Block Diagram of P36 and P37** 

#### **14.2.5 Ports 4 and 5**

Ports 4 and 5 are 8-bit I/O ports for which I/O settings can be controlled in 1-bit units.



Ports 4 and 5 include the following alternate functions.

# **Table 14-6. Alternate Functions of Ports 4 and 5**



#### **(1) Functions of P4 and P5 pins**

Ports 4 and 5 are 8-bit I/O ports for which I/O settings can be controlled in 1-bit units. I/O settings are controlled via the port 4 mode register (PM4) and port 5 mode register (PM5).

In output mode, the values set to each bit are output to ports 4 and 5 (P4 and P5).

When using these ports in input mode, the pin statuses can be read by reading P4 and P5. Also, the P4 and P5 (output latch) values can be read by reading P4 and P5 while in output mode.

A software pull-up function is not implemented.

When using the alternate-function AD0 to AD15 pins, set the pin functions via the memory expansion mode register (MM). This does not affect PM4 and PM5.

When a reset is input, the settings are initialized to input mode.

#### **(2) Control registers**

**(a) Port 4 mode register and port 5 mode register (PM4 and PM5)** 

PM4 and PM5 can be read/written in 1-bit or 8-bit units.



### **(3) Block diagram (port 4, port 5)**



**Figure 14-13. Block Diagram of P40 to P47 and P50 to P57** 

#### **14.2.6 Port 6**

Port 6 is a 6-bit I/O port for which I/O settings can be controlled in 1-bit units.



Port 6 includes the following alternate functions.





**Note** Software pull-up function

# **(1) Function of P6 pins**

Port 6 is a 6-bit I/O port for which I/O settings can be controlled in 1-bit units. I/O settings are controlled via the port 6 mode register (PM6).

In output mode, the values set to each bit are output to port 6 (P6).

When using this port in input mode, the pin statuses can be read by reading P6. Also, the P6 (output latch) values can be read by reading P6 while in output mode.

A software pull-up function is not implemented.

When using the alternate-function A16 to A21 pins, set the pin functions via the memory expansion mode register (MM). This does not affect PM6.

When a reset is input, the settings are initialized to input mode.

# **(2) Control register**

# **(a) Port 6 mode register (PM6)**

PM6 can be read/written in 1-bit or 8-bit units.



# **(3) Block diagram (port 6)**



**Figure 14-14. Block Diagram of P60 to P65** 

#### **14.2.7 Ports 7 and 8**

Port 7 is an 8-bit input-only port and port 8 is a 4-bit input-only port. Both ports are read-only and are accessible in 8-bit or 1-bit units.



Ports 7 and 8 include the following alternate functions.





# **(1) Functions of P7 and P8 pins**

Port 7 is an 8-bit input-only port and port 8 is a 4-bit input-only port.

The pin statuses can be read by reading ports 7 and 8 (P7 and P8). Data cannot be written to P7 or P8. A software pull-up function is not implemented.

Values read from pins specified as analog inputs are undefined values. Do not read values from P7 or P8 during A/D conversion.

#### **(2) Block diagram (port 7, port 8)**



**Figure 14-15. Block Diagram of P70 to P77 and P80 to P83** 

# **14.2.8 Port 9**

Port 9 is a 7-bit I/O port for which I/O settings can be controlled in 1-bit units.



Port 9 includes the following alternate functions.





# **(1) Function of P9 pins**

Port 9 is a 7-bit I/O port for which I/O settings can be controlled in 1-bit units. I/O settings are controlled via the port 9 mode register (PM9).

In output mode, the values set to each bit are output to port 9 (P9).

When using this port in input mode, the pin statuses can be read by reading P9. Also, the P9 (output latch) values can be read by reading P9 while in output mode.

A software pull-up function is not implemented.

When using the alternate-function external expansion function pins, set the pin functions via the memory expansion mode register (MM).

When a reset is input, the settings are initialized to input mode.

#### **Caution When using port 9 as an I/O port, set the BIC bit of the system control register (SYC) to 0.**   $\star$ **After the system is reset, the BIC bit is 0.**

#### **(2) Control register**

#### **(a) Port 9 mode register (PM9)**

PM9 can be read/written in 1-bit or 8-bit units.



# **(3) Block diagrams (port 9)**



**Figure 14-16. Block Diagram of P90 to P95** 

**Figure 14-17. Block Diagram of P96** 



#### **14.2.9 Port 10**

Port 10 is an 8-bit I/O port for which I/O settings can be controlled in 1-bit units. A pull-up resistor can be connected in 1-bit units (software pull-up function).

The pins in this port are selectable as normal outputs or N-ch open-drain outputs.



Port 10 includes the following alternate functions.





#### **(1) Function of P10 pins**

Port 10 is an 8-bit I/O port for which I/O settings can be controlled in 1-bit units. I/O settings are controlled via the port 10 mode register (PM10).

In output mode, the values set to each bit are output to port 10 (P10). The port 10 function register (PF10) can be used to specify whether outputs are normal outputs or N-ch open-drain outputs.

When using this port in input mode, the pin statuses can be read by reading P10. Also, the P10 (output latch) values can be read by reading P10 while in output mode.

A pull-up resistor can be connected in 1-bit units when specified via pull-up resistor option register 10 (PU10).

When using the alternate-function A5 to A12 pins, set the pin functions via the memory address output mode register (MAM). At this time, be sure to set PM10 to 0.

When using alternate-function pins as outputs, the ORed result of the port output and the alternate-function pin is output from the pins.

When a reset is input, the settings are initialized to input mode.

#### **Caution When using port 10 as a real-time output port, set in accordance with 13. 5 Usage.**

#### **(2) Control registers**

#### **(a) Port 10 mode register (PM10)**

PM10 can be read/written in 1-bit or 8-bit units.



# **(b) Pull-up resistor option register 10 (PU10)**

PU10 can be read/written in 1-bit or 8-bit units.



# **(c) Port 10 function register (PF10)**

r

PF10 can be read/written in 1-bit or 8-bit units.



#### **(3) Block diagram (port 10)**



**Figure 14-18. Block Diagram of P100 to P107** 

# **14.2.10 Port 11**

Port 11 includes P114, which is an input-only port, and P110 to P113, which comprise an I/O port for which I/O settings can be controlled in 1-bit units. A pull-up resistor can be connected to bits 0 to 3 in 1-bit units (software pullup function).

P11 can be read/written in 1-bit or 8-bit units. However, bit 4 can only be read.



Port 11 includes the following alternate functions.

#### **Table 14-11. Alternate Functions of Port 11**



# **(1) Function of P11 pins**

Port 11 is a 5-bit (total) port that includes P114, which is an input-only port, and P110 to P113, which comprise an I/O port for which I/O settings can be controlled in 1-bit units.

In output mode, the values set to each bit (bit 0 to bit 3) are output to port 11 (P11).

When using this port in input mode, the pin statuses can be read by reading P11. Also, the P11 (output latch) values can be read by reading P11 while in output mode (bit 0 to bit 3 only).

A pull-up resistor can be connected in 1-bit units for P110 to P113 when specified via pull-up resistor option register 11 (PU11).

When using the alternate-function A1 to A4 pins, set the pin functions via the memory address output mode register (MAM). At this time, be sure to set PM11 (PM110 to PM113) to 0.

When a reset is input, the settings are initialized to input mode.

# **Caution Because the P114/XT1 pin is internally connected to the XT2 pin via a circuit, the P114/XT1 and XT2 pins will interfere with each other, even when the subclock is not being used. Therefore, leave the XT2 pin open when not using the subclock.**

# **(2) Control registers**

# **(a) Port 11 mode register (PM11)**

PM11 can be read/written in 1-bit or 8-bit units.



# **(b) Pull-up resistor option register 11 (PU11)**

PU11 can be read/written in 1-bit or 8-bit units.



# **(3) Block diagrams (port 11)**



**Figure 14-19. Block Diagram of P110 to P113** 





#### **14.2.11 Port 12**

Port 12 is a 1-bit I/O port.



Port 12 includes the following alternate function.

**Table 14-12. Alternate Function of Port 12** 

Pin Name		<b>Alternate Function</b>	I/O	PULL <sup>Note</sup>	Remark
Port 12	P <sub>120</sub>	<b>WAIT</b>	I/C	No	$\overline{\phantom{0}}$

**Note** Software pull-up function

#### **(1) Function of P12 pin**

Port 12 is a 1-bit I/O port for which I/O settings can be controlled in 1-bit units. I/O settings are controlled via the port 12 mode register (PM12).

In output mode, the set value is output to port 12 (P12).

When using this port in input mode, the pin status can be read by reading P12. Also, the P12 (output latch) value can be read by reading P12 while in output mode.

When using the alternate-function WAIT pin, set the pin function via the port 12 mode control register (PMC12). When a reset is input, the settings are initialized to input mode.

#### **(2) Control registers**

# **(a) Port 12 mode register (PM12)**

PM12 can be read/written in 1-bit or 8-bit units.



# **(b) Port 12 mode control register (PMC12)**

PMC12 can be read/written in 1-bit or 8-bit units.



# **(3) Block diagram (port 12)**



**Figure 14-21. Block Diagram of P120** 

# **14.3 Setting When Port Pin Is Used as Alternate Function**

When a port pin is used for an alternate function, set the port n mode register (PM0 to PM6 and PM9 to PM12) and output latch as shown below.

	<b>Alternate Function</b>		PMnx Bit of	Pnx Bit of	Other Bits
Pin Name	<b>Function Name</b>	1/O	PMn Register	Pn Register	(Register)
P00	<b>NMI</b>	Input	$PM00 = 1$	Setting not needed	
				for P00	
P01	<b>INTPO</b>	Input	$PM01 = 1$	Setting not needed	
				for P01	
P02	INTP1	Input	$PM02 = 1$	Setting not needed	
				for P02	
P03	INTP <sub>2</sub>	Input	$PM03 = 1$	Setting not needed	
				for P03	
P04	INTP3	Input	$PM04 = 1$	Setting not needed	
				for P04	
P05	INTP4	Input	$PM05 = 1$	Setting not needed	
	<b>ADTRG</b>	Input		for P05	
P06	INTP5	Input	$PM06 = 1$	Setting not needed	
	<b>RTPTRG</b>	Input		for P06	
P07	INTP6	Input	$PM07 = 1$	Setting not needed	
				for P07	
P <sub>10</sub>	SI <sub>0</sub>	Input	$PM10 = 1$	Setting not needed	
				for P10	
	<b>SDA<sup>Note</sup></b>	I/O	$PM10 = 0$	$P10 = 0$	$PF10 = 1$
P11	SO <sub>0</sub>	Output	$PM11 = 0$	$P11 = 0$	
P <sub>12</sub>	<b>SCK0</b>	Input	$PM12 = 1$	Setting not needed	
				for P12	
		Output	$PM12 = 0$	$P12 = 0$	
	<b>SCL<sup>Note</sup></b>	I/O			$PF12 = 1$
P <sub>13</sub>	SI1	Input	$PM13 = 1$	Setting not needed	
	RXD <sub>0</sub>	Input		for P13	
P <sub>14</sub>	SO <sub>1</sub>	Output	$PM14 = 0$	$P14 = 0$	
	TXD <sub>0</sub>	Output			
P <sub>15</sub>	SCK <sub>1</sub>	Input	$PM15 = 1$	Setting not needed	
				for P15	
		Output	$PM15 = 0$	$P15 = 0$	
	ASCK0	Input	$PM15 = 1$	Setting not needed	
				for P15	

**Table 14-13. Setting When Port Pin Is Used for Alternate Function (1/3)** 



**Note** µPD703014AY, 703014BY, 703015AY, 703015BY, 703017AY, 70F3015BY, and 70F3017AY only





**Note** µPD703035Y and 70F3035Y only




**Caution When changing the output level of port 0 by setting the of port function output mode of port 0, the interrupt request flag will be set because port 0 also has an alternate function as an external interrupt request input. Therefore, be sure to set the corresponding interrupt mask flag to 1 before using the output mode.** 

**mark** PMnx bit of PMn register and Pnx bit of Pn

 n: 0 (x = 0 to 7) n: 1 (x = 0 to 5) n: 2 (x = 0 to 7) n: 3 (x = 0 to 7) n: 4 (x = 0 to 7) n: 5 (x = 0 to 7) n: 6 (x = 0 to 5) n: 7 (x = 0 to 7) n: 8 (x = 0 to 3) n: 9 (x = 0 to 6) n: 10 ( $x = 0$  to 7) n: 11 ( $x = 0$  to 4) n: 12 ( $x = 0$ )

# **14.4 Operation of Port Function**

The operation of a port differs depending on whether the port is in the input or output mode, as described below.

#### **14.4.1 Writing data to I/O port**

#### **(1) In output mode**

A value can be written to the output latch by using a transfer instruction. The contents of the output latch are output from the pin. Once data has been written to the output latch, it is retained until new data is written to the output latch.

#### **(2) In input mode**

A value can be written to the output latch by using a transfer instruction. Because the output buffer is off, however, the status of the pin does not change.

Once data has been written to the output latch, it is retained until new data is written to the output latch.

**Caution A bit manipulation instruction (CLR1, SET1, NOT1) manipulates 1 bit but accesses a port in 8-bit units. If this instruction is executed to manipulate a port with a mixture of input and output bits, the contents of the output latch of a pin set in the input mode, in addition to the bit to be manipulated, are overwritten to the current input pin status and become undefined.** 

#### **14.4.2 Reading data from I/O port**

#### **(1) In output mode**

The contents of the output latch can be read by using a transfer instruction. The contents of the output latch do not change.

#### **(2) In input mode**

The status of the pin can be read by using a transfer instruction. The contents of the output latch do not change.

### **CHAPTER 15 RESET FUNCTION**

# **15.1 General**

When a low level is input to the RESET pin, a system reset is performed and the various on-chip hardware devices are reset to their initial settings. In addition, oscillation of the main clock is stopped during the reset period, although oscillation of the subclock continues.

When the input at the RESET pin changes from low level to high level, the reset status is released and the CPU resumes program execution. The contents of the various registers should be initialized within the program as necessary.

An on-chip noise eliminator uses analog delay to prevent noise-related malfunction at the RESET pin.

## **15.2 Pin Operations**

During the system reset period, almost all pins are set to high impedance (all pins except for RESET, X2, XT2, AVREF, VDD, VSS, AVDD, AVSS, BVDD, BVSS, and IC/VPP).

Accordingly, if connected to an external memory device, be sure to attach a pull-up (or pull-down) resistor to each pin of ports 3 to 6 and 9 to 11. If such a resistor is not attached, these pins will be set to high impedance, which could damage the data in memory devices. Likewise, make sure the pins are handled so as to prevent a similar effect at the signal outputs of on-chip peripheral I/O functions and output ports.





## **CHAPTER 16 FLASH MEMORY**

The following products are the flash memory versions of the V850/SA1.

**Caution The flash memory version and mask ROM version differ in noise immunity and noise radiation. If replacing a flash memory version with a mask ROM version when changing from trial production to mass production, make a thorough evaluation by using the CS model (not ES model) of the mask ROM version.** 

µPD70F3015B, 70F3015BY: 128 KB flash memory versions µPD70F3017A, 70F3017AY: 256 KB flash memory versions

In the instruction fetch to this flash memory, 4 bytes can be accessed by a single clock in the same way as the mask ROM version.

Writing to flash memory can be performed with the memory mounted on the target system (on board). A dedicated flash programmer is connected to the target system to perform writing.

The following can be considered as the development environment and applications using flash memory.

- Software can be altered after the V850/SA1 is solder-mounted on the target system.
- Small scale production of various models is made easier by differentiating software.
- Data adjustment in starting mass production is made easier.

### **16.1 Features**

 $\star$ 

- 4-byte/1-clock access (in instruction fetch access)
- All area one-shot erase/area-unit erase  $(\mu$ PD70F3017A, 70F3017AY only)
- Communication via serial interface with the dedicated flash programmer
- Erase/write voltage:  $V_{PP} = 7.8 V$
- On-board programming
- Flash memory programming by self-programming is possible in area units (128 KB) (all areas in the µPD70F3015B, 70F3015BY)

#### **16.1.1 Erasing unit**

The erasing unit differs depending on the product.

# **(1)** µ**PD70F3015B, 70F3015BY**

The erasing units for 128 KB flash memory versions are shown below.

#### **(a) All area one-shot erase**

The area of xx000000H to xx01FFFFH can be erased in one shot.

### **(2)** µ**PD70F3017A, 70F3017AY**

The erasing units for 256 KB flash memory versions are shown below.

#### **(a) All area one-shot erase**

The area of xx000000H to xx03FFFFH can be erased in one shot.

#### **(b) Area erase**

Erasure can be performed in area units (there are two 128 KB unit areas).

Area 0: The area of xx000000H to xx01FFFFH (128 KB) is erased

Area 1: The area of xx020000H to xx03FFFFH (128 KB) is erased

# **16.2 Writing by Flash Programmer**

Writing can be performed either on-board or off-board by the dedicated flash programmer.

#### **(1) On-board programming**

The contents of the flash memory are rewritten after the V850/SA1 is mounted on the target system. Mount connectors, etc., on the target system to connect the dedicated flash programmer.

#### **(2) Off-board programming**

Writing to the flash memory is performed by the dedicated program adapter (FA Series), etc., before mounting the V850/SA1 on the target system.

**Remark** The FA Series is a product of Naito Densei Machida Mfg. Co., Ltd.





- When connecting to V<sub>DD</sub> via a resistor, connecting a resistor of 1 k $\Omega$  to 10 k $\Omega$  is recommended.
	- **2.** This adapter is for a 100-pin plastic LQFP package.
	- **3.** This figure indicates the connection when CSI supporting handshake is used.





 $\bigstar$ 



**Figure 16-2. Wiring Example of V850/SA1 Flash Writing Adapter (FA-121F1-EA6)** 

- unused pins (refer to **2.4 Pin I/O Circuits and Recommended Connection of Unused Pins**). When connecting to V<sub>DD</sub> via a resistor, connecting a resistor of 1 k $\Omega$  to 10 k $\Omega$  is recommended.
	- **2.** This adapter is for a 121-pin plastic FBGA package.
	- **3.** This figure indicates the connection when CSI supporting handshake is used.





**Notes 1.** D1, D2, E2, L4, M4, N4

 $\star$ 

**2.** D11 to D13, E11

**3.** A3, B3, C3, D3, L5, M7, M8, N6, N7

**4.** A13, B11, B12, C11

# **16.3 Programming Environment**

The following shows the environment required for writing programs to the flash memory of the V850/SA1.



**Figure 16-3. Environment for Writing Programs to Flash Memory** 

A host machine is required for controlling the dedicated flash programmer.

UART0 or CSI0 is used for the interface between the dedicated flash programmer and the V850/SA1 to perform writing, erasing, etc. A dedicated program adapter (FA Series) is required for off-board writing.

## **16.4 Communication System**

The communication between the dedicated flash programmer and the V850/SA1 is performed by serial communication using UART0 or CSI0.

### **(1) UART0**

Transfer rate: 9600 to 76800 bps



#### **Figure 16-4. Communication with Dedicated Flash Programmer (UART0)**

# **(2) CSI0**

Serial clock: Up to 1 MHz (MSB first)



### **Figure 16-5. Communication with Dedicated Flash Programmer (CSI0)**

### **(3) CSI0 + HS**

Serial clock: Up to 1 MHz (MSB first)





The dedicated flash programmer outputs the transfer clock, and the V850/SA1 operates as a slave.

When the PG-FP3 or PG-FP4 is used as the dedicated flash programmer, it generates the signals shown in Table 16-3 to the V850/SA1. For the details, refer to **PG-FP3 User's Manual (U13502E)**, or **PG-FP4 User's Manual (U15260E)**.

PG-FP3 or PG-FP4			V850/SA1	Measures When Connected		
Signal Name	I/O	Pin Function	Pin Name	CS <sub>I0</sub>	<b>UART0</b>	$CSIO + HS$
V <sub>PP</sub>	Output	Writing voltage	<b>V<sub>PP</sub></b>	⊚	⊚	⊚
V <sub>DD</sub>	1/O	V <sub>DD</sub> voltage generation/ voltage monitoring	V <sub>DD</sub>	⊚	⊚	⊚
<b>GND</b>		Ground	<b>Vss</b>	⊚	⊚	$^{\circ}$
<b>CLK</b> <sup>Note</sup>	Output	Clock output to V850/SA1	X1	O	$\circ$	$\circ$
<b>RESET</b>	Output	Reset signal	<b>RESET</b>	⊚	⊚	$\circledcirc$
SI/RxD	Input	Receive signal	SO0/TXD0	⊚	⊚	⊚
SO/TxD	Output	Transmit signal	SI0/RXD0	⊚	⊚	⊚
<b>SCK</b>	Output	Transfer clock	<b>SCK0</b>	⊚	$\times$	⊚
<b>HS</b>	Input	Handshake signal of $CSI0 + HS$ communication	P <sub>15</sub>	$\times$	$\times$	$^{\circ}$

**Table 16-3. Signal Generation of Dedicated Flash Programmer (PG-FP3 or PG-FP4)**

**Note** Supply clocks on the target board.

**Remark**  $\odot$ : Always connected

- {: If this signal is generated on the target board, it does not need to be connected.
- ×: Does not need to be connected

## **16.5 Pin Connection**

When performing on-board writing, install a connector on the target system to connect to the dedicated flash programmer. Also, incorporate a function on-board to switch from the normal operation mode to the flash memory programming mode.

When switched to the flash memory programming mode, all the pins not used for the flash memory programming become the same status as that immediately after reset. Therefore, all the ports become output high-impedance status, so that pin handling is required when the external device does not acknowledge the output high-impedance status.

#### **16.5.1 VPP pin**

In the normal operation mode, 0 V is input to VPP pin. In the flash memory programming mode, 7.8 V writing voltage is supplied to VPP pin. The following shows an example of the connection of VPP pin.



**Figure 16-7. Connection Example of VPP Pin** 

#### **16.5.2 Serial interface pin**

The following shows the pins used by each serial interface.





When connecting a dedicated flash programmer to a serial interface pin that is connected to other devices onboard, care should be taken to avoid conflict of signals and malfunction of the other devices, etc.

# **(1) Conflict of signals**

When connecting a dedicated flash programmer (output) to a serial interface pin (input) that is connected to another device (output), conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the other device or set the other device to the output high-impedance status.



**Figure 16-8. Conflict of Signals (Serial Interface Input Pin)** 

# **(2) Malfunction of the other device**

When connecting a dedicated flash programmer (output or input) to a serial interface pin (input or output) that is connected to another device (input), the signal output to the other device may cause the device to malfunction. To avoid this, isolate the connection to the other device or make the setting so that the input signal to the other device is ignored.





# **16.5.3 RESET pin**

When connecting the reset signals of the dedicated flash programmer to the RESET pin that is connected to the reset signal generator on-board, conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the reset signal generator.

When a reset signal is input from the user system in the flash memory programming mode, the programming operation will not be performed correctly. Therefore, do not input signals other than the reset signals from the dedicated flash programmer.





#### **16.5.4 Port pin (including NMI)**

When the flash memory programming mode is set, all the port pins except the pins that communicate with the dedicated flash programmer become output high-impedance status. If problems such as disabling output highimpedance status should occur to the external devices connected to the port, connect them to V<sub>DD</sub> or Vss via resistors.

#### **16.5.5 Other signal pins**

Connect X1, X2, XT2, and AVREF to the same status as that in the normal operation mode.

#### **16.5.6 Power supply**

Supply the same power supply (V<sub>DD</sub>, V<sub>SS</sub>, AV<sub>DD</sub>, AV<sub>SS</sub>, BV<sub>DD</sub>, BV<sub>SS</sub>) as when in normal operation mode.

In addition, connect V<sub>DD</sub> and Vss to V<sub>DD</sub> and GND of the dedicated flash programmer (V<sub>DD</sub> of the dedicated flash programmer has a power supply monitoring function).

# **16.6 Programming Method**

# **16.6.1 Flash memory control**

The following shows the procedure for manipulating the flash memory.





### **16.6.2 Flash memory programming mode**

When rewriting the contents of the flash memory using the dedicated flash programmer, set the V850/SA1 in the flash memory programming mode. When switching modes, set VPP pin before releasing reset.

When performing on-board writing, change modes using a jumper, etc.



#### **Figure 16-12. Flash Memory Programming Mode**

### **16.6.3 Selection of communication mode**

In the V850/SA1, the communication mode is selected by inputting a pulse (16 pulses max.) to VPP pin after switching to the flash memory programming mode. The VPP pulse is generated by the dedicated flash programmer. The following shows the relationship between the number of pulses and the communication mode.





# **Caution When UART0 is selected, the receive clock is calculated based on the reset command sent from**  the dedicated flash programmer after receiving the V<sub>PP</sub> pulse.

# **16.6.4 Communication command**

The V850/SA1 communicates with the dedicated flash programmer by means of commands. The command sent from the dedicated flash programmer to the V850/SA1 is called a "command". The response signal sent from the V850/SA1 to the dedicated flash programmer is called a "response command".





The following shows the commands for flash memory control of the V850/SA1. All of these commands are issued from the dedicated flash programmer, and the V850/SA1 performs the various processing corresponding to the commands.





The V850/SA1 sends back response commands to the commands issued from the dedicated flash programmer. The following shows the response commands the V850/SA1 sends out.





# **16.6.5 Resources used**

The resources used in the flash memory programming mode are all the FFE000H to FFE7FFH area of the internal RAM and all the registers. The FFE800H to FFEFFFH area of the internal RAM retains data as long as the power is on. The registers that are initialized by reset are changed to the default values.

#### **16.7 Flash Memory Programming by Self-Programming**

The V850/SA1 supports a self-programming function to rewrite the flash memory using a user program. By using this function, the flash memory can be rewritten by a user application. This self-programming function can also be used to upgrade the program in the field.

#### **16.7.1 Outline of self-programming**

Self-programming implements erasure and writing of the flash memory by calling the self-programming function (device's internal processing) on the program placed in other than the internal ROM area (000000H to 0FFFFFH). To place the program in the block 0 space and internal ROM area, copy the program to areas other than 000000H to 0FFFFFH (e.g. internal RAM area) and execute the program to call the self-programming function.

To call the self-programming function, change the operating mode from normal mode to self-programming mode using the flash programming mode control register (FLPMC).



**Figure 16-14. Outline of Self-Programming (1/2)** 





# **16.7.2 Self-programming function**

The V850/SA1 provides self-programming functions, as shown below. By combining these functions, erasing/writing flash memory becomes possible.





#### **16.7.3 Outline of self-programming interface**

To execute self-programming using the self-programming interface, the environmental conditions of the hardware and software for manipulating the flash memory must be satisfied.

It is assumed that the self-programming interface is used in an assembly language.

#### **(1) Entry program**

This program is used to call the internal processing of the device.

It is a part of the application program, and must be executed in memory other than the internal ROM area (flash memory).

#### **(2) Device internal processing**

This is manipulation of the flash memory executed inside the device. This processing manipulates the flash memory after it has been called by the entry program.

#### **(3) RAM parameter**

This is a RAM area to which the parameters necessary for self-programming, such as write time and erase time, are written. It is set by the application program and referenced by the device internal processing.

The self-programming interface is outlined below.



## **Figure 16-15. Outline of Self-Programming Interface**

# **16.7.4 Hardware environment**

To write or erase the flash memory, a high voltage must be applied to the VPP pin. To execute self-programming, a circuit that can generate a write voltage (VPP) and that can be controlled by software is necessary on the application system. An example of a circuit that can select a voltage to be applied to the VPP pin by manipulating a port is shown below.



**Figure 16-16. Example of Self-Programming Circuit Configuration** 

The voltage applied to the VPP pin must satisfy the following conditions.

- Hold the voltage applied to the VPP pin at 0 V in the normal operation mode and hold the VPP voltage only while the flash memory is being manipulated.
- The VPP voltage must be stable from before manipulation of the flash memory starts until manipulation is complete.

Cautions 1. Apply 0 V to the V<sub>PP</sub> pin when reset is released.

- **2. Implement self-programming in single-chip mode.**
- 3. Apply the voltage to the V<sub>PP</sub> pin in the entry program.
- **4. If both writing and erasing are executed by using the self-programming function and flash memory programmer on the target board, be sure to communicate with the programmer using CSI0 (do not use the handshake-supporting CSI and UART0).**



**Figure 16-17. Timing to Apply Voltage to VPP Pin** 

# **16.7.5 Software environment**

The following conditions must be satisfied before using the entry program to call the device internal processing.



# **Table 16-9. Software Environmental Conditions**

# **16.7.6 Self-programming function number**

To identify a self-programming function, the following numbers are assigned to the respective functions. These function numbers are used as parameters when the device internal processing is called.

Function No.	<b>Function Name</b>		
$0$ to $2$	<b>RFU</b>		
3	Erase verify		
4	Erase byte verify		
5	Flash information acquisition		
6	<b>RFU</b>		
$\overline{7}$	Successive write in word units		
8 to 10	<b>RFU</b>		
11	Pre-write		
12	Successive write in word units		
13	Area write back		
14	Area erase		
Other	Prohibited		

**Table 16-10. Self-Programming Function Numbers** 

**Remark** RFU: Reserved for Future Use

# **16.7.7 Calling parameters**

The arguments used to call the self-programming function are shown in the table below. In addition to these arguments, parameters such as the write time and erase time are set to the RAM parameters indicated by ep (r30).



# **Table 16-11. Calling Parameters**

### **Notes 1.** See **16.7.10 Flash information** for details.

- **2.** Prepare write source data in memory other than the flash memory when data is written successively in word units.
- **3.** This address must be at a 4-byte boundary.

**Caution For all the functions, ep (r30) must indicate the first address of the RAM parameter.** 

## **16.7.8 Contents of RAM parameters**

Reserve the following 48-byte area in the internal RAM or external RAM for the RAM parameters, and set the parameters to be input. Set the base addresses of these parameters to ep (r30).



#### **Table 16-12. Description of RAM Parameter**

**Notes 1.** Bit 0 of the address of ep+4 (least significant bit is bit 0.)

- **2.** 5th bit of address of ep+4 (least significant bit is bit 0.)
- **3.** 7th bit of address of ep+4 (least significant bit is bit 0.)
- **4.** Clear the NMI flag by the user program because it is not cleared by the device internal processing.
- **5.** The device internal processing sets this value minus 1 to the timer. Because the fraction is rounded up, add 1 as indicated by the expression of the set value.

# **Caution Be sure to reserve the RAM parameter area at a 4-byte boundary.**

## **16.7.9 Errors during self-programming**

The following errors related to manipulation of the flash memory may occur during self-programming. An error occurs if the return value (r10) of each function is not 0.



### **Table 16-13. Errors During Self-Programming**

### **Caution The overerase error and undererase error may simultaneously occur in the entire flash memory.**

### **16.7.10 Flash information**

For the flash information acquisition function (function No. 0), the option number (r7) to be specified and the contents of the return value (r10) are as follows. To acquire all flash information, call the function as many times as required in accordance with the format shown below.

### **Table 16-14. Flash Information**



- **Cautions 1. The start address of area 0 is 0. The "end address + 1" of the preceding area is the start address of the next area.** 
	- **2. The flash information acquisition function does not check values such as the maximum number of areas specified by the argument of an option. If an illegal value is specified, an undefined value is returned.**

# **16.7.11 Area number**

The area numbers and memory map of the V850/SA1 are shown below.



**Figure 16-18. Area Configuration** 

# **16.7.12 Flash programming mode control register (FLPMC)**

The flash memory mode control register (FLPMC) is a register used to enable/disable writing to flash memory and to specify the self-programming mode.

This register can be read/written in 8-bit or 1-bit units (the VPP bit (bit 2) is read-only).

- **Cautions 1. Be sure to transfer control to the internal RAM or external memory beforehand to manipulate the FLSPM bit. However, in on-board programming mode set by the flash programmer, the specification of FLSPM bit is ignored.** 
	- **2. Be sure to set bits 0 and 5 to 7 to 0 and bit 4 to 1.**



The following sequence shows the data setting of the FLPMC register.

- <1> Disable DMA operation.
- <2> Set the PSW NP bit to 1 (interrupts disabled).
- <3> Write any 8-bit data in the command register (PRCMD).
- <4> Write the set data in the FLPMC register (using the following instructions).
	- Store instruction (ST/SST instruction)
	- Bit manipulation instruction (SET1/CLR1/NOT1 instruction)
- <5> Return the PSW NP bit to 0 (interrupt disable canceled).
- <6> Insert five NOP instructions (when manipulating the FLSPM bit).
- <7> If necessary, enable DMA operation.

No special sequence is required when reading the FLPMC register.

**Cautions 1. If an interrupt request or a DMA request is acknowledged between the time PRCMD is generated (<3>) and the FLPMC register write operation (<4>) that follows immediately after, the write operation to the FLPMC register is not performed and a protection error (PRERR bit of SYS register is 1) may occur. Therefore, set the NP bit of the PSW to 1 (<2>) to disable the acknowledgement of INT/NMI or to disable DMA transfer.** 

> **The above also applies when a bit manipulation instruction is used to set the FLPMC register.**

 **A description example is given below.** 

### **[Description example]**



 **rX: Value to be written to PSW rY: Value to be written back to PSW rD: Value to be set to FLPMC** 

 **When saving the value of the PSW, the value of the PSW prior to setting the NP bit must be transferred to the rY register.** 

**Cautions 2. Always stop the DMA prior to accessing specific registers.** 

 **.** 

#### **16.7.13 Calling device internal processing**

This section explains the procedure to call the device internal processing from the entry program.

Before calling the device internal processing, make sure that all the conditions of the hardware and software environments are satisfied and that the necessary arguments and RAM parameters have been set. Call the device internal processing by setting the FLSPM bit of the flash programming mode control register (FLPMC) to 1 and then executing the trap 0x1f instruction. The processing is always called using the same procedure. It is assumed that the program of this interface is described in an assembly language.

- <1> Set the FLPMC register as follows:
	- VPPDIS bit = 0 (to enable writing/erasing flash memory)
	- FLSPM bit  $= 1$  (to select self-programming mode)
- <2> Clear the NP bit of the PSW to 0 (to enable NMIs (only when NMIs are used on the application)).
- <3> Execute trap 0x1f to transfer the control to the device's internal processing.
- <4> Set the NP bit and ID bit of the PSW to 1 (to disable all interrupts).
- <5> Set the value to the peripheral command register (PHCMD) that is to be set to the FLPMC register.
- <6> Set the FLPMC register as follows:
	- VPPDIS bit = 1 (to disable writing/erasing flash memory)
	- FLSPM bit = 0 (to select normal operation mode)
- <7> Wait for the internal manipulation setup time (see **16.7.13 (5) Internal manipulation setup parameter**).

#### **(1) Parameter**

- r6: First argument (sets a self-programming function number)
- r7: Second argument
- r8: Third argument
- r9: Fourth argument
- ep: First address of RAM parameter

#### **(2) Return value**

- r10: Return value (return value from device internal processing of 4 bytes)
- ep+4:Bit 7: NMI flag (flag indicating whether an NMI occurred while the device internal processing was being executed)
	- 0: NMI did not occur while device internal processing was being executed.
	- 1: NMI occurred while device internal processing was being executed.

If an NMI occurs while control is being transferred to the device internal processing, the NMI request may never be reflected. Because the NMI flag is not internally reset, this bit must be cleared before calling the device internal processing. After the control returns from the device internal processing, NMI dummy processing can be executed by checking the status of this flag using software.

### **(3) Description**

Transfer control to the device internal processing specified by a function number using the trap instruction. To do this, the hardware and software environmental conditions must be satisfied. Even if trap 0x1f is used in the user application program, trap 0x1f is treated as another operation after the FLPMC register has been set. Therefore, use of the trap instruction is not restricted on the application.

### **(4) Program example**

An example of a program in which the entry program is executed as a subroutine is shown below. In this example, the return address is saved to the stack and then the device internal processing is called. This program must be located in memory other than the block 0 space and flash memory area.

```
ISETUP 52 -- Internal manipulation setup parameter
EntryProgram: 
  add -4, sp -5 Prepare
  st.w lp, 0[sp] -- Save return address
 movea lo(0x00a0), r0, r10 -- 
  ldsr r10, 5 -- PSW = NP, ID 
 mov lo(0x0002), r10 -- 
  st.b r10, PRCMD[r0] -- PRCMD = 2 
  st.b r10, FLPMC[r0] -- VPPDIS = 0, FLSPM = 1 
  nop 
  nop 
  nop 
  nop 
  nop 
 movea lo(0x0020), r0, r10 -- 
  ldsr r10, 5 -- PSW = ID 
  trap 0x1f -- Device Internal Process
 movea lo(0x00a0), r0, r6 -- 
  ldsr r6, 5 -- PSW = NP, ID 
  mov lo(0x08), r6 
  st.b r6, PRCMD[r0] -- PRCMD = 8st.b r6, FLPMC[r0] -- VPPDIS = 1, FLSPM = 0nop 
 nop 
  nop 
  nop 
 nop 
 mov ISETUP, lp -- loop time = 52
loop: 
  divh r6, r6 -- To kill time
  add -1, lp -- Decrement counter
  jne loop --
  ld.w 0[sp], lp -- Reload lp
  add 4, sp -- Dispose
  jmp [lp] -- Return to caller
```
#### **(5) Internal manipulation setup parameter**

If the self-programming mode is switched to the normal operation mode, the V850/SA1 must wait for 100  $\mu$ s before it accesses the flash memory. In the program example in (4) above, the elapse of this wait time is ensured by setting ISETUP to "52" (@ 20 MHz operation). The total number of execution clocks in this example is 39 clocks (divh instruction (35 clocks) + add instruction (1 clock) + jne instruction (3 clocks)). Ensure that a wait time of 100  $\mu$ s elapses by using the following expression.

39 clocks (total number of execution clocks)  $\times$  50 ns (@ 20 MHz operation)  $\times$  52 (ISETUP) = 101.4  $\mu$ s (wait time)

## **16.7.14 Flow of erasing flash memory**

The procedure to erase the flash memory is illustrated below. The processing of each function number must be executed in accordance with the specified calling procedure.





# **16.7.15 Successive writing flow**

The procedure to write data all at once to the flash memory by using the function to successively write data in word units is illustrated below. The processing of each function number must be executed in accordance with the specified calling procedure.



**Figure 16-20. Successive Writing Flow** 

# **16.7.16 Internal verify flow**

The procedure of internal verification is illustrated below. The processing of each function number must be executed in accordance with the specified calling procedure.




#### **16.7.17 Flow of acquiring flash information**

The procedure to acquire the flash information is illustrated below. The processing of each function number must be executed in accordance with the specified calling procedure.



**Figure 16-22. Flow of Acquiring Flash Information** 

#### **16.7.18 Self-programming library**

The **V850 Series Flash Memory Self Programming Library User's Manual** is available for reference when executing self-programming.

In this manual, the library uses the self-programming interface of the V850 Series and can be used in C as a utility and as part of the application program. When using the library, thoroughly evaluate it on the application system.

#### **(1) Functional outline**

Figure 16-23 outlines the function of the self-programming library. In this figure, a rewriting module is located in area 0 and the data in area 1 is rewritten or erased.

The rewriting module is a user program to rewrite the flash memory. The other areas can also be rewritten by using the flash functions included in this self-programming library. The flash functions expand the entry program in the external memory or internal RAM and call the device internal processing.

When using the self-programming library, make sure that the hardware conditions, such as the write voltage, and the software conditions, such as interrupts, are satisfied.



#### **Figure 16-23. Functional Outline of Self-Programming Library**

The configuration of the self-programming library is outlined below.



**Figure 16-24. Outline of Self-Programming Library Configuration** 

## Absolute Maximum Ratings (T<sub>A</sub> = 25°C, Vss = 0 V)

 $\star$ 



#### **Notes 1.** µPD70F3015B, 70F3015BY, 70F3017A, and 70F3017AY only

- **2.** Make sure that the following conditions of the VPP voltage application timing are satisfied when programming flash memory.
	- • **When supply voltage rises**

VPP must exceed V<sub>DD</sub> 10  $\mu$ s or more after V<sub>DD</sub> reached the lower-limit value (2.7 V) of the operating voltage range (see "a" in the figure below).

#### • **When supply voltage drops**

V<sub>DD</sub> must be lowered 10  $\mu$ s or more after V<sub>PP</sub> falls below the lower-limit value (2.7 V) of the operating voltage range of VDD (see "b" in the figure below).



- **Notes 3.** P00 to P07, P10 to P15, P20 to P27, P30 to P37, P100 to P107, P110 to P113, P120, and their alternate-function pins.
	- **4.** P40 to P47, P50 to P57, P60 to P65, P90 to P96, and their alternate-function pins.
	- **5.** P70 to P77, P80 to P83, and their alternate-function pins.
	- **6.** Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.
	- **7.** The versions that guarantee 20 flash memory rewrites can be distinguished from the versions that guarantee 100 flash memory rewrites according to the product or the lot number stamped on the package (xxxx indicates the four-digit number or symbol for internal management).
		- $\bullet$   $\mu$ PD70F3015B, 70F3015BY: Only products that guarantee 100 rewrites
		- <sup>µ</sup>PD70F3017A, 70F3017AY



• About lot No.



**8.** µPD703014A, 703014AY, 703014B, 703014BY, 703015A, 703015AY, 703015B, 703015BY, 703017A, and 703017AY only.

- Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to V<sub>DD</sub>, V<sub>CC</sub>, **and GND. Open-drain pins or open-connector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.** 
	- **2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.**

 **The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.** 

#### **Capacitance (T<sub>A</sub> = 25<sup>°</sup>C, V<sub>DD</sub>** = AV<sub>DD</sub> = BV<sub>DD</sub> = Vss = AV<sub>SS</sub> = BV<sub>SS</sub> = 0 V)



## **Operating Conditions**

## **(1) Operating frequency, operating voltage**



#### **(2) CPU Operating frequency**



#### **Recommended Oscillator**

- (1) Main clock oscillator  $(T_A = -40 \text{ to } +85^{\circ}C)$ 
	- **(a) Connection of ceramic resonator or crystal resonator**



**Remarks 1.** Connect the oscillator as close as possible to the X1 and X2 pins.

- **2.** Do not route the wiring near broken lines.
- **3.** For the resonator selection and oscillator constant, customers are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.
- **(b) External clock input**



## **Cautions 1. Connect the high-speed CMOS inverter as close as possible to the X1 pin.**

 **2. Sufficiently evaluate the matching between the V850/SA1 and the high-speed CMOS inverter.** 

## **(2) Subclock oscillator (TA = –40 to +85°C)**

## **(a) Connection of crystal resonator**



 **2.** Do not route the wiring near broken lines.

 **3.** For the resonator selection and oscillator constant, customers are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

#### **(b) External clock input**



**Cautions 1. Connect the high-speed CMOS inverter as close as possible to the XT2 pin.** 

 **2. Sufficiently evaluate the matching between the V850/SA1 and the high-speed CMOS inverter.** 

#### **DC Characteristics**

#### (1) Operating Conditions ( $TA = -40$  to  $+85^{\circ}$ C,  $V_{DD} = AV_{DD} = 2.7$  to 3.6 V,  $V_{SS} = AV_{SS} = DV_{SS} = 0$  V) (1/2)



**Notes 1.** P70 to P77, P80 to P83, and their alternate-function pins.

- **2.** P00 to P07, P10, P12, P13, P15, P20, P22, P23, P25 to P27, P30 to P33, P36, P37, RESET, and their alternate-function pins.
- **3.** CLKOUT, P40 to P47, P50 to P57, P60 to P65, P90 to P96, P120, and their alternate-function pins.
- **4.** P00 to P07, P10 to P15, P20 to P27, P30 to P37, P100 to P107, P110 to P113, and their alternatefunction pins.
- **5.** µPD70F3015B, 70F3015BY, 70F3017A, 70F3017AY only.

## **(1) Operating conditions (TA** = -40 to +85°C, V<sub>PP</sub> = AV<sub>PP</sub> = BV<sub>PP</sub> = 2.7 to 3.6 V, Vss = AVss = BVss = 0 V) (2/2)



Note The TYP. value of V<sub>DD</sub> is 3.3 V. The current consumed by the output buffer is not included.



#### **(2) Operating Conditions (TA = -40 to +85°C, VDD = AVDD = BVDD = 3.0 to 3.6 V, Vss = AVss = BVss = 0 V) (1/2)**

**Notes 1.** P70 to P77, P80 to P83, and their alternate-function pins.

- **2.** P00 to P07, P10, P12, P13, P15, P20, P22, P23, P25 to P27, P30 to P33, P36, P37, RESET and their alternate-function pins.
- **3.** CLKOUT, P40 to P47, P50 to P57, P60 to P65, P90 to P96, P120, and their alternate-function pins.
- **4.** P00 to P07, P10 to P15, P20 to P27, P30 to P37, P100 to P107, P110 to P113, and their alternatefunction pins.
- **5.** µPD70F3015B, 70F3015BY, 70F3017A, 70F3017AY only.

## **(2) Operating conditions (TA** = -40 to +85°C, V<sub>PP</sub> = AV<sub>PP</sub> = BV<sub>PP</sub> = 3.0 to 3.6 V, Vss = AVss = BVss = 0 V) (2/2)



Note The TYP. value of V<sub>DD</sub> is 3.3 V. The current consumed by the output buffer is not included.



#### Data Retention Characteristics (T<sub>A</sub> = -40 to +85°C, Vss = AVss = BVss = 0 V)

**Notes 1.** µPD703014A, 703014AY, 703014B, 703014BY, 703015A, 703015AY, 703015B, 703015BY, 703017A, 703017AY only

**2.** µPD70F3015B, 70F3015BY, 70F3017A, 70F3017AY only

#### **Remarks 1.** TYP. values are reference values for when  $Ta = 25^{\circ}C$ .

**2.**  $n = 1$  to 4



**Note** V<sub>DD</sub> = 2.7 V indicates the minimum operating voltage of the V850/SA1 (when fxx = 17 MHz).

Caution Shifting to STOP mode and restoring from STOP mode must be performed at V<sub>DD</sub> = 2.7 V min.  $(fxx = 17 \text{ MHz})$  and  $V_{DD} = 3.0 \text{ V}$  min.  $(fxx = 20 \text{ MHz})$ , respectively.

## **AC Characteristics**

**AC test input measurement points** 

**(1) P11, P14, P21, P24, P34, P35, P40 to P47, P50 to P57, P60 to P65, P90 to P96, P100 to P107, P110 to P113, P120, and their alternate-function pins** 



**(2) P00 to P07, P10, P12, P13, P15, P20, P22, P23, P25 to P27, P30 to P33, P36, P37, RESET, and their alternate-function pins** 



## **(3) X1, XT1 (P114), XT2**



#### **AC test output measurement points**



#### **Load conditions**



## **Clock Timing**

## **(1)** Operating Conditions (TA = -40 to +85°C, V<sub>pp</sub> = AV<sub>pp</sub> = BV<sub>pp</sub> = 2.7 to 3.6 V, V<sub>ss</sub> = AV<sub>ss</sub> = BV<sub>ss</sub> = 0 V,  $C_{L} = 50$  pF)



**Remark** Ensure that the duty is between 45% and 55%.

## **(2) Operating Conditions (TA = –40 to +85°C, VDD = AVDD = BVDD = 3.0 to 3.6 V, VSS = AVSS = BVSS = 0 V, CL = 50 pF)**



**Remark** Ensure that the duty is between 45% and 55%.

### **Clock Timing**



## **Timing of pins other than CLKOUT, ports 4, 5, 6, and 9**

## $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{ V}_{DD} = \text{AV}_{DD} = 2.7 \text{ to } 3.6 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = \text{BV}_{SS} = 0 \text{ V}, \text{C} = 50 \text{ pF}$





#### **Bus Timing (CLKOUT Asynchronous)**

## $(T_{A} = -40 \text{ to } +85^{\circ} \text{C}, \text{ V}_{DD} = \text{AV}_{DD} = 2.7 \text{ to } 3.6 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = \text{BV}_{SS} = 0 \text{ V}, \text{C}_{L} = 50 \text{ pF}$



**Remarks 1.** T = 1/fcpu (fcpu: CPU operation clock frequency)

- **2.** n: Number of wait clocks inserted in the bus cycle. The sampling timing changes when a programmable wait is inserted.
- **3.** i: Number of idle states inserted after the read cycle (0 or 1).
- **4.** The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

## **Bus Timing (CLKOUT Synchronous)**

## $(T_{A} = -40 \text{ to } +85^{\circ} \text{C}, \text{ V}_{DD} = \text{AV}_{DD} = 2.7 \text{ to } 3.6 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = \text{BV}_{SS} = 0 \text{ V}, \text{C}_{L} = 50 \text{ pF}$



**Remark** The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.



#### **Read Cycle (CLKOUT Synchronous/Asynchronous, 1 Wait)**



**Write Cycle (CLKOUT Synchronous/Asynchronous, 1 Wait)** 

#### **Bus Hold**



## **Reset/Interrupt Timing**

## $(T_{A} = -40 \text{ to } +85^{\circ} \text{C}, \text{ V}_{DD} = \text{AV}_{DD} = 2.7 \text{ to } 3.6 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = \text{BV}_{SS} = 0 \text{ V}, \text{C}_{L} = 50 \text{ pF}$



**Remark**  $T = 1/fxx$ 

#### **Reset**



## **Interrupt**



## **TIn Input Timing**

```
(T_{A} = -40 to +85^{\circ}C, V_{DD} = AV_{DD} = BV_{DD} = 2.7 to 3.6 V, V_{SS} = AV_{SS} = DV_{SS} = 0 V, C_{L} = 50 pF)
```


**Note** Tsam (count clock cycle) can be selected as follows by setting the PRMn2 to PRMn0 bits of prescaler mode register n, n1 (PRMn, PRMn1).

When n = 0 (TM0): Tsam = 2T, 4T, 16T, 64T, 256T or 1/INTWTI cycle

When n = 1 (TM1): Tsam = 2T, 4T, 16T, 32T, 128T, or 256T cycle

However, when the TIn0 valid edge is selected as the count clock, Tsam = 2T.

**Remark** T=  $1/fxx$ 



## **CSI Timing**

## (1) Master mode (TA = -40 to +85°C, VDD = AVDD = BVDD = 2.7 to 3.6 V, Vss = AVss = BVss = 0 V, CL = 50 pF)



**Remark**  $n = 0$  to 2

## (2) Slave mode ( $Ta = -40$  to  $+85^{\circ}C$ ,  $V_{DD} = AV_{DD} = BV_{DD} = 2.7$  to 3.6 V,  $V_{SS} = AV_{SS} = BV_{SS} = 0$  V,  $C_L = 50$  pF)



**Remark**  $n = 0$  to 2



## $UART$  Timing (TA = -40 to +85°C, VDD = AVDD = BVDD = 2.7 to 3.6 V, Vss = AVss = BVss = 0 V, CL = 50 pF)



**Remark**  $n = 0$  or 1



#### **I <sup>2</sup>C Bus Mode (**µ**PD703014AY, 703014BY, 703015AY, 703015BY, 703017AY, 70F3015BY, 70F3017AY only)**



## $(T_{A} = -40 \text{ to } +85^{\circ} \text{C}, \text{ V}_{DD} = \text{AV}_{DD} = 2.7 \text{ to } 3.6 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = \text{BV}_{SS} = 0 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$

**Notes 1.** At the start condition, the first clock pulse is generated after the hold time.

- **2.** The system requires a minimum of 300 ns hold time internally for the SDA signal in order to occupy the undefined area at the falling edge of SCL.
- **3.** If the system does not extend the SCL signal low hold time (t<sub>LOW</sub>), only the maximum data hold time (tHD:DAT) needs to be satisfied.
- **4.** The high-speed mode  $I^2C$  bus can be used in the normal-mode  $I^2C$  bus system. In this case, set the high-speed mode  $I^2C$  bus so that it meets the following conditions.
	- If the system does not extend the SCL signal's low state hold time: tSU:DAT ≥ 250 ns
	- If the system extends the SCL signal's low state hold time: Transmit the following data bit to the SDA line prior to the SCL line release ( $tn_{max.} + ts_{U:DAT} = 1,000 +$  $250 = 1,250$  ns: Normal mode  $I^2C$  bus specification).
- **5.** Cb: Total capacitance of one bus line (unit: pF)
- **Remark** The maximum operating frequency of the µPD703014AY, 703014BY, 703015AY, 703015BY, 703017AY, 70F3015BY, and  $\mu$ PD70F3017AY is fxx = 17 MHz.



**I <sup>2</sup>C Bus Mode (**µ**PD703014AY, 703014BY, 703015AY, 703015BY, 703017AY, 70F3015BY, 70F3017AY only)** 

#### **A/D Converter**





**Notes 1.** Excluding quantization error (±0.05% FSR).

**2.** Excluding quantization error (±0.5 LSB)

**Remark** FSR: Full Scale Range

LSB: Least Significant Bit

## **Flash Memory Programming Mode (**µ**PD70F3015B, 70F3015BY, 70F3017A, 70F3017AY only)**

## **Write/erase characteristics (TA = 0 to 85** $^{\circ}$ **C, V<sub>DD</sub> = AV<sub>DD</sub> = BV<sub>DD</sub> = 3.0 to 3.6 V, Vss = AVss = BVss = 0 V)**



**Notes 1.** The recommended setting value of the step erase time is 0.2 s.

**2.** No areas are included in the  $\mu$ PD70F3015B and 70F3015BY.

The areas the  $\mu$ PD70F3017A and 70F3017AY are as follows.

Area  $0 = 000000H$  to 01FFFFH

Area 1 = 020000H to 03FFFFH

- **3.** The prewrite time prior to erasure and the erase verify time (write-back time) are not included.
- **4.** The recommended setting value of the write-back time is 1 ms.
- **5.** Write-back is executed once by the issuance of the write-back command. Therefore, the retry count must be the maximum value minus the number of commands issued.
- **6.** The recommended setting value of the step writing time is 20  $\mu$ s.
- **7.** 20  $\mu$ s is added to the actual writing time per word. The internal verify time during and after the writing is not included.
- **8.** When writing initially to shipped products, it is counted as one rewrite for both "erase to write" and "write only".

 **Example** (P: Write, E: Erase) Shipped product  $\longrightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$ : 3 rewrites Shipped product  $\rightarrow$  E  $\rightarrow$  P  $\rightarrow$  E  $\rightarrow$  P  $\rightarrow$  E  $\rightarrow$  P: 3 rewrites

- **Notes 9. The versions that guarantee 20 rewrites can be distinguished from the versions that guarantee 100 rewrites according to the product or the lot number stamped on the package (xxxx indicates the four-digit number or symbol for internal management).** 
	- $\mu$ PD70F3015B,70F3015BY: Only products that guarantee 100 rewrites (Rewrite temperature: 0 to 85°C)
	- <sup>µ</sup>PD70F3017A, 70F3017AY



• About lot No.



**Remark** When the PG-FP3 and PG-FP4 are used, a time parameter required for writing/erasing by downloading parameter files is automatically set. Do not change the settings unless otherwise specified.

## **100-PIN PLASTIC LQFP (FINE PITCH) (14x14)**



#### **NOTE**

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.



R

## **121-PIN PLASTIC FBGA (12x12)**







## **CHAPTER 19 RECOMMENDED SOLDERING CONDITIONS**

The V850/SA1 should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, consult an NEC Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

#### **Table 19-1. Surface Mounting Type Soldering Conditions (1/4)**

**(1)** ∝**PD703014BGC-**⋅⋅⋅**-8EU: 100-pin plastic LQFP (fine pitch) (14** ⋅ **14)**  <sup>∝</sup>**PD703014BYGC-**⋅⋅⋅**-8EU: 100-pin plastic LQFP (fine pitch) (14** ⋅ **14)**  <sup>∝</sup>**PD703015BGC-**⋅⋅⋅**-8EU: 100-pin plastic LQFP (fine pitch) (14** ⋅ **14)**  <sup>∝</sup>**PD703015BYGC-**⋅⋅⋅**-8EU: 100-pin plastic LQFP (fine pitch) (14** ⋅ **14)** 



**Caution Do not use different soldering methods together (except for partial heating).** 

# **(2)** ∝**PD703017AGC-**⋅⋅⋅**-8EU: 100-pin plastic LQFP (fine pitch) (14** ⋅ **14)**

## <sup>∝</sup>**PD703017AYGC-**⋅⋅⋅**-8EU: 100-pin plastic LQFP (fine pitch) (14** ⋅ **14)**  <sup>∝</sup>**PD70F3015BGC-8EU: 100-pin plastic LQFP (fine pitch) (14** ⋅ **14)**  <sup>∝</sup>**PD70F3015BYGC-8EU: 100-pin plastic LQFP (fine pitch) (14** ⋅ **14)**



**Note** After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

**Caution Do not use different soldering methods together (except for partial heating).** 

 $\star$ 

#### **Table 19-1. Surface Mounting Type Soldering Conditions (2/4)**

## **(3)** ∝**PD70F3017AGC-8EU: 100-pin plastic LQFP (fine pitch) (14** ⋅ **14)**  <sup>∝</sup>**PD70F3017AYGC-8EU: 100-pin plastic LQFP (fine pitch) (14** ⋅ **14)**



**Note** After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

**Caution Do not use different soldering methods together (except for partial heating).** 

**(4)** ∝**PD703014AF1-**⋅⋅⋅**-EA6: 121-pin plastic FBGA (12** ⋅ **12)**  <sup>∝</sup>**PD703014AYF1-**⋅⋅⋅**-EA6: 121-pin plastic FBGA (12** ⋅ **12)**  <sup>∝</sup>**PD703015AF1-**⋅⋅⋅**-EA6: 121-pin plastic FBGA (12** ⋅ **12)**  <sup>∝</sup>**PD703015AYF1-**⋅⋅⋅**-EA6: 121-pin plastic FBGA (12** ⋅ **12)**  <sup>∝</sup>**PD703017AF1-**⋅⋅⋅**-EA6: 121-pin plastic FBGA (12** ⋅ **12)**  <sup>∝</sup>**PD703017AYF1-**⋅⋅⋅**-EA6: 121-pin plastic FBGA (12** ⋅ **12)**  <sup>∝</sup>**PD70F3017AF1-EA6: 121-pin plastic FBGA (12** ⋅ **12)**  <sup>∝</sup>**PD70F3017AYF1-EA6: 121-pin plastic FBGA (12** ⋅ **12)** 



**Note** After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

**Caution Do not use different soldering methods together (except for partial heating).** 

#### **Table 19-1. Surface Mounting Type Soldering Conditions (3/4)**

- **(5)** ∝**PD703015BGC-xxx-8EU-A: 100-pin plastic LQFP (fine pitch) (14** ⋅ **14)**
- <sup>∝</sup>**PD703015BYGC-xxx-8EU-A: 100-pin plastic LQFP (fine pitch) (14** ⋅ **14)**

<sup>∝</sup>**PD703017AYGC-xxx-8EU-A: 100-pin plastic LQFP (fine pitch) (14** ⋅ **14)** 

<sup>∝</sup>**PD70F3015BGC-8EU-A: 100-pin plastic LQFP (fine pitch) (14** ⋅ **14)** 

<sup>∝</sup>**PD70F3017AGC-8EU-A: 100-pin plastic LQFP (fine pitch) (14** ⋅ **14)** 



**Note** After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

**Caution Do not use different soldering methods together (except for partial heating).** 

**Remark** Products with -A at the end of the part number are lead-free products.

## **(6)** ∝**PD703014BGC-xxx-8EU-A: 100-pin plastic LQFP (fine pitch) (14** ⋅ **14)**  <sup>∝</sup>**PD703014BYGC-xxx-8EU-A: 100-pin plastic LQFP (fine pitch) (14** ⋅ **14)**  <sup>∝</sup>**PD703017AGC-xxx-8EU-A: 100-pin plastic LQFP (fine pitch) (14** ⋅ **14)**  <sup>∝</sup>**PD70F3015BYGC-8EU-A: 100-pin plastic LQFP (fine pitch) (14** ⋅ **14)**  <sup>∝</sup>**PD70F3017AYGC-8EU-A: 100-pin plastic LQFP (fine pitch) (14** ⋅ **14)**



**Note** After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

#### **Caution Do not use different soldering methods together (except for partial heating).**

**Remark** Products with -A at the end of the part number are lead-free products.

**Table 19-1. Surface Mounting Type Soldering Conditions (4/4)**

**(7)** ∝**PD703014AF1-**⋅⋅⋅**-EA6-A: 121-pin plastic FBGA (12** ⋅ **12)**  <sup>∝</sup>**PD703014AYF1-**⋅⋅⋅**-EA6-A: 121-pin plastic FBGA (12** ⋅ **12)**  <sup>∝</sup>**PD703014BF1-**⋅⋅⋅**-EA6-A: 121-pin plastic FBGA (12** ⋅ **12)**  <sup>∝</sup>**PD703015AF1-**⋅⋅⋅**-EA6-A: 121-pin plastic FBGA (12** ⋅ **12)**  <sup>∝</sup>**PD703015AYF1-**⋅⋅⋅**-EA6-A: 121-pin plastic FBGA (12** ⋅ **12)**  <sup>∝</sup>**PD703015BF1-**⋅⋅⋅**-EA6-A: 121-pin plastic FBGA (12** ⋅ **12)**  <sup>∝</sup>**PD703017AF1-**⋅⋅⋅**-EA6-A: 121-pin plastic FBGA (12** ⋅ **12)**  <sup>∝</sup>**PD703017AYF1-**⋅⋅⋅**-EA6-A: 121-pin plastic FBGA (12** ⋅ **12)**  <sup>∝</sup>**PD70F3015BF1-EA6-A: 121-pin plastic FBGA (12** ⋅ **12)**  <sup>∝</sup>**PD70F3017AF1-EA6-A: 121-pin plastic FBGA (12** ⋅ **12)**  <sup>∝</sup>**PD70F3017AYF1-EA6-A: 121-pin plastic FBGA (12** ⋅ **12)** 



**Note** After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

#### **Caution Do not use different soldering methods together (except for partial heating).**

**Remark** Products with -A at the end of the part number are lead-free products.

**(8)** ∝**PD703014BYF1-**⋅⋅⋅**-EA6-A: 121-pin plastic FBGA (12** ⋅ **12)**  <sup>∝</sup>**PD703015BYF1-**⋅⋅⋅**-EA6-A: 121-pin plastic FBGA (12** ⋅ **12)**  <sup>∝</sup>**PD70F3015BYF1-EA6-A: 121-pin plastic FBGA (12** ⋅ **12)** 

Undefined

## **APPENDIX A NOTES ON TARGET SYSTEM DESIGN**

The following shows a diagram of the connection conditions between the in-circuit emulator option board and conversion connector. Design your system making allowances for conditions such as the shape of parts mounted on the target system as shown below.






**Figure A-2. 121-Pin Plastic FBGA (12** ⋅ **12)** 

### **APPENDIX B REGISTER INDEX**





 $\star$ 







#### **APPENDIX C LIST OF INSTRUCTION SETS**

• **How to read instruction set list** 



#### **Table C-1. Symbols in Operand Description**



#### **Table C-2. Symbols Used for Opcode**



#### **Table C-3. Symbols Used for Operation Description**



#### **Table C-4. Symbols Used for Flag Operation**



#### **Table C-5. Condition Codes**



#### **Instruction Set List (1/4)**



**Notes 1.** ddddddd is the higher 7 bits of disp8.

**2.** dddddd is the higher 6 bits of disp8.

**3.** ddddddddddddddd is the higher 15 bits of disp16.

### **Instruction Set List (2/4)**



**Note** Only the lower halfword data is valid.

#### **Instruction Set List (3/4)**



**Notes 1.** ddddddddddddddddddddd is the higher 21 bits of dip22.

**2.** dddddddd is the higher 8 bits of disp9.



#### **Instruction Set List (4/4)**

Note The opcode of this instruction uses the field of reg1 even though the source register is shown as reg2 in the above table. Therefore, the meaning of the register specification for mnemonic description and opcode is different from that of the other instructions.

rrrrr = regID specification

RRRRR = reg2 specification

### **APPENDIX D INDEX**

# **[Number]**



### **[A]**





### **[B]**



### **[C]**





## **[D]**





## **[E]**



## **[F]**



## **[G]**



### **[H]**



## **[I]**





## **[L]**



### **[M]**



### **[N]**



## **[O]**



## **[P]**









## **[Q]**



## **[R]**





### **[S]**





## 





### $[\mathsf{V}]$



## $\left[\mathsf{W}\right]$



## $[{\sf X}]$



## $[{\sf Z}]$



#### **APPENDIX E REVISION HISTORY**

The following table shows the revision history up to this edition. The "Applied to:" column indicates the chapters of each edition in which the revision was applied.



 $\star$ 











