

Obsolete Devices

www.ti.com SLUS203D –FEBRUARY 2000–REVISED MAY 2013

Positive Floating Hot-Swap Power Manager

Check for Samples: [UCC2917](http://www.ti.com/product/ucc2917#samples), [UCC3917](http://www.ti.com/product/ucc3917#samples)

-
-
-
-
-
-
-
-
-
-
-

-
-

¹FEATURES DESCRIPTION

Manages Hot-Swap of 15 V and Above • The UCCx917 family of positive-floating hot-swap • The UCCx917 family of positive-floating hot-swap **•** managers provides complete power management, **Precision Fault Threshold**
• Programmable Average Power Limiting bot-swap, and fault handling capability. The voltage
• limitation of the application is only restricted by the limitation of the application is only restricted by the **Programmable Linear Current Control** external component voltage limitations. The device **Programmable Overcurrent Limit • Provides its own supply voltage via a charge pump**
• Programmable Fault Time • Programmable Fault Time *interes provides* to VOUT. The onboard 10-V shunt
• Programmable Fault Time regulator protects the device from excess voltage. **Internal Charge Pump to Control External N-** The devices also have catastrophic fault indication to **channel MOSFET Device** alert the user that the ability to shut off the output N-
College thannel MOSFET has been bypassed. All control and **Fault Output and Catastrophic Fault Indication**

• Fault Mode Programmable to Latch or Retry

• programmable These include the fault current level programmable. These include the fault current level, **• Shutdown Control • Shutdown Control** maximum output sourcing current, maximum fault **Undervoltage Lockout • The Superint Conduct and Average N-channel Conduct Area Conduct Area MOSFET power limiting.**

APPLICATIONS The fault level across the current-sense amplifier is
fixed at 50 mV to minimize total drop out. Once 50 fixed at 50 mV to minimize total drop out. Once 50 **• 390-V DC Distribution** mV is exceeded across the current-sense resistor, the fault timer starts. The maximum allowable sourcing current is programmed with a voltage divider from the VREF/CATFLT pin to generate a fixed voltage on the MAXI pin. The current level at which the output appears as a current source is equal to V_{MAXI} divided by the current-sense resistor. If desired, a controlled current startup can be programmed with a capacitor on MAXI.

> When the output current is below the fault level, the output device is switched on with full gate drive. When the output current exceeds the fault level, but is less than maximum allowable sourcing level programmed by MAXI, the output remains switched on, and the fault timer starts charging the timing capacitor C_T. Once C_T charges to 2.5 \bar{V} , the output device is turned off and attempts either a retry sometime later or waits for the state on the LATCH pin to change if in latch mode. When the output current reaches the maximum sourcing current level, the output device appears as a current source.

> > **ORDERING INFORMATION**

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLUS203D –FEBRUARY 2000–REVISED MAY 2013 **www.ti.com**

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.colsep

(2) Currents are positive into, negative out of the specified terminal. Consult the Packaging section of the Interface Products Data Book (TI Literature Number [SLUD002\)](http://www.ti.com/lit/pdf/SLUD002) for thermal limitations and considerations of package.

ELECTRICAL CHARACTERISTICS

0°C ≤ T_A ≤ 70°C for the UCC3917, –40°C to 85°C for the UCC2917, C_{CT} = 4.7 nF, T_A = T_J, all voltages are with respect to VOUT, current is positive into and negative out of the specified terminal, (unless otherwise noted)

(1) Set by user using the R_{SS} resistor.

Copyright © 2000–2013, Texas Instruments Incorporated and [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLUS203D&partnum=UCC2917) 3

[UCC2917](http://www.ti.com/product/ucc2917?qgpn=ucc2917) [UCC3917](http://www.ti.com/product/ucc3917?qgpn=ucc3917) SLUS203D –FEBRUARY 2000–REVISED MAY 2013 **www.ti.com**

DEVICE INFORMATION

PIN DESCRIPTIONS

PIN DESCRIPTIONS (continued)

FUNCTIONAL BLOCK DIAGRAM

Texas **INSTRUMENTS**

APPLICATION INFORMATION

FAULT TIMING

[Figure 1](#page-5-0) shows the detailed circuitry for the fault timing function of the UCC3917. For simplicity, first consider a typical fault mode where the overload comparator and the current source I3 do not come into play. A typical fault occurs once the voltage across the current-sense resistor, R_S , exceeds 50 mV. This causes the overcurrent comparator to trip and the timing capacitor to charge with current source I1 plus the current from the power limiting amplifier, or PLIM amplifier. The PLIM amplifier is designed to only source current into the CT pin once the voltage across the output FET exceeds 5 V. The current I_{PL} is related to the voltage across the FET as shown in [Equation 1.](#page-5-1)

NOTE

Under normal fault conditions where the output current is slightly above the fault level, $V_{VOUT} \cong V_{IN}$, $I_{PL} = 0$, and the C_{CT} charging current is I1.

During a fault, C_{CT} charges at a rate determined by the internal charging current and the external timing capacitor, CT. Once C_{CT} charges to 2.5 V, the fault comparator switches and sets the fault latch. Setting the fault latch causes both the output to switch off and the charging switch to open. CT must now discharge with current source I2 until 0.5 V is reached. Once the voltage at C_{CT} reaches 0.5 V, the fault latch resets (assuming LATCH is high, otherwise the fault latch does not reset until the LATCH pin is brought high or a power-on reset occurs). This re-enables the output and allows the fault circuitry to regain control of the charging switch. If a fault is still present, the overcurrent comparator closes the charging switch causing the cycle to repeat.

Under a constant fault the duty cycle is shown in [Equation 2.](#page-6-0)

$$
D = \frac{I_2}{I_{PL} - I_1} = \frac{1.5 \,\mu A}{I_{PL} + 50 \,\mu A}
$$

where

• I_{PL} is 0 µA under normal operations (see [Figure 2](#page-7-0)) (2)

However, during large transients average power dissipations can be limited using the PLIM pin. The average dissipation in the pass element is shown in [Equation 3.](#page-6-1)

$$
P_{FET(avg)} = (V_{IN} - V_{VOUT}) \times I_{MAXI} \times D = (V_{IN} - V_{VOUT}) \times I_{MAXI} \times \frac{1.5 \mu A}{I_{PL} + 50 \mu A}
$$

where

 $V_{IN} - V_{OUIT} >> 5V$ • both [Equation 4](#page-6-2) and [Equation 5](#page-6-3) are true (3)

$$
V_{IN} - V_{OUT} \gg 5 V
$$
\n
$$
I_{PL} = \frac{(V_{IN} - V_{VOUT})}{R_{PL}}
$$
\n(4)

$$
\sf 7
$$

SLUS203D –FEBRUARY 2000–REVISED MAY 2013 **www.ti.com**

[UCC2917](http://www.ti.com/product/ucc2917?qgpn=ucc2917) [UCC3917](http://www.ti.com/product/ucc3917?qgpn=ucc3917)

Figure 2. Typical Timing Diagram

Table 1. Timing Stages

Note that t6 – t5 ≅ 36 \times (t5 – t4).

and where I_{PI} >> 50 µA, the duty cycle can be approximated in [Equation 6](#page-8-0).

 Ω 2.5

$$
D = \frac{1.5 \mu A \times R_{PL}}{(V_{IN} - V_{VOUT})}
$$
(6)

Therefore the average power dissipation in the MOSFET can be approximated by [Equation 7.](#page-8-1)

$$
P_{\text{FET(avg)}} = (V_{\text{IN}} - V_{\text{VOUT}}) \times I_{\text{MAXI}} \times \frac{1.5 \mu A \times R_{\text{PL}}}{(V_{\text{IN}} - V_{\text{VOUT}})} = I_{\text{MAXI}} \times 1.5 \mu A \times R_{\text{PL}}
$$
\n(7)

Notice that since $(V_{IN} - V_{VOUT})$ cancels, average power dissipation is limited in the N-channel MOSFET pass element (see [Figure 3\)](#page-8-2). Also, a value for R_{PL} can be approximated by using [Equation 8](#page-8-3).

0 30 60 90 120 150 180 210 MOSFET Voltage (Output Shorted) (V)

G000

OVERLOAD COMPARATOR

The overload comparator provides protection against a shorted load during normal operation when the external N-channel FET is fully enhanced. Once the FET is fully enhanced the linear current amplifier essentially saturates and the system is in effect operating open loop. Once the FET is fully enhanced the linear current amplifier requires a finite amount of time to respond to a shorted output possibly destroying the external FET. The overload comparator is provided to quickly shutdown the external MOSFET in the case of a shorted output (if the FET is fully enhanced). During an output short, C_T is charged by I3 at ≈ 1 mA. The current threshold for the overload comparator is a function of I_{MAX} and a fixed offset and is defined as:

$$
I_{\text{OVERLOAD}} = I_{\text{MAX}} \times \frac{200 \text{mV}}{R_{\text{S}}}
$$

(9)

WHen the overcurrent comparator trips, the UCC3917 enters a programmed fault mode (hiccup or latched). It should be noted that on subsequent retries during hiccup mode or if a short should occur when the UCC3917 is actively limiting the current, the output current does not exceed I_{MAX}. In the event that the external FET does not respond during a fault the UCC3917 sets the VREF/CATFLT pin low to indicate a catastrophic failure.

$$
t_{\text{STAT}} = \frac{C_{\text{LOAD}} \times V_{\text{IN}}}{(I_{\text{MAX}} - I_{\text{LOAD}})}\tag{10}
$$

Use [Equation 11](#page-9-1) to calculate calculate the start time using a parallel R-C load.

$$
t_{START} = R_{LOAD} \times C_{LOAD} \times \ln \times \left(1 - \frac{V_{IN}}{I_{MAX} \times R_{LOAD}}\right)
$$
\n(11)

If the power limit function is not be used, then $C_{CT(min)}$ can be found using [Equation 12.](#page-9-2)

$$
C_{T(min)} = \frac{I_{CH} \times t_{START}}{dV_{CT}}
$$

where

[UCC2917](http://www.ti.com/product/ucc2917?qgpn=ucc2917) [UCC3917](http://www.ti.com/product/ucc3917?qgpn=ucc3917)

 dV_{CT} is the hysteresis on the fault detection circuitry (12)

During operation in the latched fault mode configuration $dV_{CT} = 2.5$ V. When the UCC3917 is configured for the hiccup or retry mode of fault operation $dV_{CT} = 2.0 V$.

If the power limit function is used, the C_{CT} charging current becomes a function of $I_{CH} + I_{PL}$. C_{CT(min)} is found by integrating [Equation 13](#page-9-3) with respect to V_{CT} .

$$
C_{T(min)} = \left(I_{CH} + \frac{V_{IN} - (I_{MAX} \times R_{LOAD}) \times \left[1 - e^{\left(\frac{-t}{R_{LOAD} \times C_{LOAD}} \right)} \right]}{R_{PL}} \right) \times \frac{dt}{dV_{CT}}
$$

The minimum timing capacitance is calculated in [Equation 14](#page-9-4).

$$
C_{T(min)} = \frac{1}{R_{PL} \times dV_{CT}} \times \left[\left((l_{CH} \times R_{PL}) + V_{IN} - (l_{MAX} \times R_{LOAD}) \right) \times t_{START} + V_{IN} \times R_{LOAD} \times C_{LOAD} \right]
$$
\n(14)

To ensure that the device starts up correctly the designer must ensure that the fault time programmed by CT exceeds the startup time of the load. The startup time (t_{START}) is a function of several components; load

(13)

SELECTING OTHER EXTERNAL COMPONENTS

Other external components are necessary for correct operation of the device. Referring to [Figure 13](#page-18-0), resistors R_{SENSE}, R_{SS}, R_{DD}, R17, R18, and R19 and [Equation 15](#page-10-0) theough [Equation 17](#page-10-1) apply:

$$
R_{\text{SENSE}} = \frac{50 \text{ mV}}{I_{\text{FAULT}}}
$$
\n
$$
R_{\text{SS}} = \left(\frac{(V_{\text{IN}} - 5V)}{I_{\text{DD}}}\right)
$$
\n
$$
R_{\text{DD}} = \left(\frac{(V_{\text{IN}} - 10V)}{I_{\text{DD}}}\right)
$$
\n(16)

 $(R17 + R18 + R19) > 20 k\Omega$ (current limit out of VREF)

Use a value of 0.1 µF for the external charge pump capacitors.

SOFT-START OPERATION

The soft-start circuits in [Figure 4,](#page-10-2) and [Figure 5](#page-10-2) gradually ramp up the load current on power-up, retry, or if the SHTDWN pin is pulled high. Control circuitry (not shown) turns on Q1 to discharge C1 when FLTOUT or SHTDWN are low (i.e., external power MOSFET is off) so the load current always ramps from zero. The circuit in [Figure 4](#page-10-2) uses an inexpensive bipolar transistor for Q1 so the component cost is lower than the circuit in [Figure 5.](#page-10-2)

Figure 4. Soft-Start Circuit Using A Higher-Cost Bi- Figure 5. Soft-Start Circuit Using A Lower-Cost Polar Transistor

Soft-start operation minimizes the voltage disturbance on the power bus when a circuit card is inserted into a live back plane. This disturbance could reset a system, which is not desirable when high availability is required. A server is an example of a high availability system.

Soft-start operation is initiated with the SHTDWN pin in as shown in [Figure 6.](#page-11-0) The anode of D2 is grounded when the card is in the back plane. R2 limits the SHTDWN pin current to between 60 µA and 500 µA (i.e., 60 µA < 0.65 V / R2 < 500 µA).

[UCC2917](http://www.ti.com/product/ucc2917?qgpn=ucc2917) [UCC3917](http://www.ti.com/product/ucc3917?qgpn=ucc3917) SLUS203D –FEBRUARY 2000–REVISED MAY 2013 **www.ti.com**

Figure 6. Soft-Start Operation with SHTDWN

I/O INTERFACE

The SHTDWN and LATCH inputs and FLTOUT output are referenced to VOUT. Level-shifting circuits are needed if the device communicates with logic that is referenced to load/system ground.

INTERFACING TO LATCH AND SHTDWN

Two level shift circuits for LATCH and SHTDWN are shown in [Figure 7.](#page-11-1) The optocoupler ([Figure 7\)](#page-11-1) is simple, but the constant-current sink [\(Figure 8](#page-11-1)) is a low-cost solution.

Figure 7. Optocoupler Interface Figure 8. Constant-Current Sink Interface

Design Example 1: Using the TTL Signal to Control the LATCH Pin Input

A TTL signal controls the LATCH input of the UCC3917 using the circuit in [Figure 8.](#page-11-1) Determine the component values if the maximum load voltage is 60 V.

The assumptions for this analysis are:

- V_{BE} ≈ 0.65 V
- $V_{CE(sat)}$ ≈ 0.1 V
- $R1||R2 \ll hfe \times R3$
- Voltage measurements are with respect to load ground

Calculation Steps

Step 1. Select Q1.

The LATCH input is internally pulled up to the charge pump voltage, which is 10 V above the load voltage. Q1 is therefore subjected to 70 V in a 60 V system. A FMMTA06 transistor, with a $V_{CEO(max)}$ of 80 V, is suitable for Q1 in this application.

Step 2. Determine R1, R2 and R3.

The interface circuit responds to a TTL input as follows.

- Logic "0" input: $0 \vee \vee \vee_{1} 0.8 \vee \Rightarrow 0 \mu A < I_C < 60 \mu A$ and $V_C > 1.7 \vee \dots$
- Logic "1" input: 2 V < V_{IH} < 5 V \Rightarrow 60 mA < I_C < 500 µA and V_C < 1.7 V

This response establishes the relationship between R1, R2, and R3.

$$
V_B - V_{IL(max)} \times \left(\frac{R_2}{R_1 + R_2}\right) < V_{BE} \longrightarrow \frac{R_1}{R_2} > 0.23
$$

If $V_{IN} = V_{IL(max)} = 0.8$ V, then Q1 is of If $V_{\text{IN}} = V_{\text{IH(max)}} = 5 V$, then:

$$
V_B - V_{IL(max)} \times \left(\frac{R_2}{R_1 + R_2}\right) < V_{BE} \longrightarrow \frac{R_1}{R_2} > 0.23 \text{C} = \left(\frac{1.7 \text{ V} - V_{CE(sat)}}{R_3}\right) < 500 \,\mu\text{A} \longrightarrow R3 > 3.2 \text{k}\Omega
$$

$$
V_C = V_{CE(sat)} + V_E < 1.7 \text{ V} \longrightarrow V_E < 1.6 \text{ V}
$$

$$
\frac{\left(V_B - V_{IH(max)}\right) \cdot R_2}{R_1 + R_2} < 2.25 \text{ V} \longrightarrow \frac{R_1}{R_2} > 1.222
$$

If $V_{IN} = V_{IH(max)} = 2 V$, then:

$$
V_B = \frac{V_{IH(min)} \times R_2}{(R_1 + R_2)} \longrightarrow \frac{2V}{1 + \left(\frac{R_1}{R_2}\right)}
$$

$$
I_C = \frac{\left(V_B-V_{BE}\right)}{R_3} > 60\,\mu A \xrightarrow{\hspace*{1.5cm}} R_3 < \frac{\left(V_B-V_{BE}\right)}{60\,\mu A}
$$

In summary, R1, R2, and R3 obey the inequalities:

$$
\frac{R_1}{R_2} > 1.222 \quad \text{and} \quad \frac{3.2 k\Omega < R_3 < \frac{\left(V_B - 0.65\right)}{60 \,\mu\text{A}}, \text{ where } V_B = \frac{2\,V}{1 + \left(\frac{R_1}{R_2}\right)}
$$

If R1 / R2 = 1.3, then $3.2 \text{ k}\Omega <$ R3 < 3.66 k Ω . R1 = 4.64 k Ω for the case where R2 = R3 = 3 k Ω .

The same design can be used to control the UCC3917's SHTDWN input.

Copyright © 2000–2013, Texas Instruments Incorporated [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLUS203D&partnum=UCC2917) 13

XAS STRUMENTS

Interfacing to FLTOUT

The level shift circuit in [Figure 9](#page-13-0) is a way to interface to FLTOUT. The operation of this circuit and the SHTDWN / LATCH level shift circuit in [Figure 8](#page-11-1) are similar.

Design Example 2: A TTL-Compatible Output Level Shifter Using FLOUT

This design example describes a TTL compatible output level shifter for FLTOUT. The maximum system voltage is 60 V.

Use a level shift circuit as shown in [Figure 9](#page-13-0). The FLTOUT output can swing to the charge pump voltage, which is 10 V above the load voltage. In a 60-V application, the collector-emitter of Q1 can be as high as -70 V. A FMMT593 transistor, with a $V_{CEO(max)}$ rating of -100 V, is a suitable choice for Q1.

Figure 9. Interfacing to FLTOUT

Calculation Steps

Step 1. Output saturation voltage constraint.

$$
V_{C(on)} = V_E + V_{CE(sat)} > 2.4 \text{ V (TTL output high)}
$$

If V_{C(on)} = 2.6 V, then V_E = (2.6 V + (-0.1 V)) = 2.5 V (19)

Step 2. Source current constraint.

 I_{C} = 100 µA

Step 3. Calculate the value of R3.

$$
R_3 = \frac{(6 V - V_E)}{I_E} = \frac{(6 V - V_E)}{I_C} = \frac{(6 V - 2.5 V)}{100 \mu A} = 35 k \Omega
$$
\n(20)

Step 4. Calculate the base voltage.

$$
V_{B} = V_{E} + V_{BE} = (2.5 V - 0.65 V) = 1.85 V
$$
\n(21)

Step 5. Calculate the voltage divider.

The voltage divider formula for R1 and R2 is shown in [Equation 22](#page-13-1)

$$
\frac{R_2}{(R_1 + R_2)} \times 6V \cong (6V - V_B) \text{ or } \frac{R_1}{R_2} = \frac{6V}{(V_B - 1)}
$$
(22)

[Equation 23](#page-13-2) assumes negligible loading by Q1.

$$
\frac{R_1}{R_2} \ll hfe \times R_3 \tag{23}
$$

If hfe $= 100$, then:

$$
\frac{R_1}{R_2} = \left(\frac{6}{(1.85 - 1)}\right) = 2.24 \text{ and } \frac{R_1}{R_2} << (100 \times 35 \text{k}\Omega) = 3.5 \text{M}
$$

If R2 = R3 = 34.8 kΩ, then R1 = 15.4 kΩ

Step 6. Calculate the output voltage.

The output voltage is set by R4.

$$
I_C \times R_4 > 2.4 \text{ V}, \quad R_4 > \frac{2.4 \text{ V}}{100 \mu\text{A}} = 24 \text{ k}\Omega
$$

Choose an R4 value of 49.9 kΩ.

Copyright © 2000–2013, Texas Instruments Incorporated Companies Copyright Occumentation Feedback 15

$$
(24)
$$

(25)

[UCC2917](http://www.ti.com/product/ucc2917?qgpn=ucc2917) [UCC3917](http://www.ti.com/product/ucc3917?qgpn=ucc3917)

SLUS203D –FEBRUARY 2000–REVISED MAY 2013 **www.ti.com**

PRELOADING THE OUTPUT

 R_{DD} provides a sneak path for current between 3 mA and 11 mA (e.g., at 0 V output) to trickle into the load when the power FET is off (see [Figure 10](#page-15-0)).

Figure 10. Simplified Schematic Illustrating I_{DD} Sneak Path

This current causes an unacceptably high output voltage at shutdown if the output is not adequately loaded. In this case, it is necessary to preload the HSPM output to keep the shutdown voltage level acceptable. The preload also insures reliable start-up of the UCC3917 by holding the output voltage low when power is first applied to the HSPM.

A resistor is usually an unacceptable preload because it creates a power dissipation problem when the FET turns on. For example, a 90.9-Ω preload (used to limit the shutdown voltage of a 48-V HSPM to less than 1 V) adds 25-W of power dissipation to the system. In a 100-V system, this dissipation increases to 110 W. The power dissipation overhead increases with the system voltage squared for a resistive preload.

[Figure 11](#page-16-0) shows how the active load limits the shutdown voltage without creating a power dissipation problem.

Figure 11. Active Preload

This load is a constant-current sink (i.e., Q3 is off) when the power FET is off. The shutdown voltage is less than 0.85 V if the sink current, set by R1, is greater than 11 mA.

$$
I_{SNKFET(off)} = \frac{V_{BE}}{R_1} > 11A
$$
 (26)

The power dissipation of Q1 is kept to a minimum when the power FET turns on by tapering the sink current as the load voltage rises as shown in [Equation 27](#page-16-1) .

$$
I_{SNKFET(on)} = \left(\left(\frac{V_{BE}}{R_1} \right) - V_{OUT} \right) \times \left(\frac{R_2}{\left(R_1 \times R_3 \right)} \right)
$$
\n(27)

For R1 << R2 << R3

Control circuitry turns on Q3 to activate current tapering. Tapering the current causes the power dissipation of Q1 to peak when the load voltage is calculated in [Equation 28.](#page-16-2)

$$
V_{\text{OUT}} = \frac{V_{\text{BE}}}{2} \times \frac{R_3}{R_2} \tag{28}
$$

The power dissipated by Q1 at this voltage is shown in [Equation 29.](#page-16-3)

$$
P_{D(max)Q1} = \left(\frac{V_{BE}}{2}\right)^2 \times \frac{R_3}{(R_1 \times R_2)}
$$
\n(29)

In the case of a brownout or if the input voltage rises slowly (e.g., adjustable lab power supply), it is possible for Q1 to remain in the maximum power dissipation region for a significant time. Limiting the power dissipation of Q1 below its maximum rating insures reliable operation in this case.

Texas **NSTRUMENTS**

(30)

Design Example 3: A 14-mA Active Preload for a 60-V Hot Swap Power Manager (HSPM)

Calculation Steps

Step 1. Set the sink current.

$$
R_1 = \frac{V_{BE}}{I_{SNKFET(off)}} = \frac{0.65 \text{ V}}{14 \text{ mA}} = 46.4 \Omega
$$

Use a BC846B transistor for Q1. This device has a collector breakdown voltage of 65 V and power dissipation rating of 225 mW.

Step 2. Select R2 and R3.

Select R2 and R3 to limit the power dissipation of Q1 to less than 225 mW, in this example 150 mW is chosen.

$$
\frac{R_3}{R_2} = \left(\frac{2}{V_{BE}}\right)^2 \times R_1 \times P_{D(max)Q1} = \left(\frac{2}{0.65 \text{ V}}\right)^2 \times 46.4 \,\Omega \times 0.15 \,\text{W} = 65.9 \tag{31}
$$

If R2 = 3.01 kΩ, then R3 = 198 kΩ.

The power dissipation of Q1 is shown in [Figure 12.](#page-17-0)

Figure 12. Output Voltage vs. Power Dissipation

PROTECTING THE 5-V REGULAOR

The UCC3917's 5-V regulator can overvoltage if VOUT is loaded with less than 11 mA (min) on power up. The overvoltage mechanism is best understood by recognizing that the 5-V Zener diode in the UCC3917 block diagram, is actually a feedback shunt regulator. This regulator turns on when the voltage across the UCC3917's 10-V Zener diode is greater than the UVLO threshold. If VOUT is unloaded and power is applied to the UCC3917, the UVLO threshold cannot be reached and the 5-V regulator impedance is infinite.

Consequently, the entire input voltage appears across the shunt regulator causing it to break down. Clamping its voltage with Zener diode to 5.6 V can protect the regulator.

NOTE

The Zener diode is unnecessary if the current drawn from VOUT is greater than 11 mA when power is *initially* applied to the UCC3917.

EVALUATION CIRCUIT EXAMPLE

A 28 V to 60 V at 1-A HSPM evaluation circuit is shown in [Figure 13](#page-18-0). Level translation circuitry allows communications with logic referenced to load ground. This circuit is available as a DV3917 Evaluation Board. Contact your local Texas Instruments sales representative for more information.

Obsolete Devices

[UCC2917](http://www.ti.com/product/ucc2917?qgpn=ucc2917) [UCC3917](http://www.ti.com/product/ucc3917?qgpn=ucc3917) www.ti.com SLUS203D –FEBRUARY 2000–REVISED MAY 2013

SLUS203D –FEBRUARY 2000–REVISED MAY 2013 **www.ti.com**

SAFETY RECOMMENDATIONS

Although the UCC3917 is designed to provide system protection for all fault conditions, all integrated circuits can ultimately fail short. For this reason, if the UCC3917 is intended for use in safety critical applications where UL or some other safety rating is required, a redundant safety device such as a fuse should be placed in series with the power device. The UCC3917 prevents the fuse from blowing for virtually all fault conditions, increasing system reliability and reducing maintenance cost, in addition to providing the hot-swap benefits of the device. **REVISION HISTORY**

Obsolete Devices

Changes from Revision C (February, 2013) to Revision D Page

• Changed the UCC2917 and UCC3917 marketing status from Product Preview to Production Data. [1](#page-0-0)