

Data Sheet

December 7, 2005

FN6118.0

Multi-Channel Buffers Plus V_{COM} Driver

The ISL24003 integrates eighteen gamma buffers and a single V_{COM} buffer for use in large panel LCD displays of 10" and greater. Half of the gamma channels in each device are designed to swing to the upper supply rail, with the other half designed to swing to the lower rail. The output capability of each channel is 10mA continuous, with 120mA peak. The gamma buffers feature a 10MHz 3dB bandwidth specification and a 9V/µs slew rate.

The V_{COM} amplifier is designed to swing from rail to rail. The output current capability of the V_{COM} in the ISL24003 is 60mA continuous, 150mA peak, and a slew rate of 50V/ μ s.

Ordering Information

intercil

PART NUMBER	PART MARKING	TAPE & REEL	PACKAGE	PKG DWG. #
ISL24003IRZ (Note)	ISL24003IRZ	-	44 Ld 7x7mm QFN (Pb-free)	MDP0046
ISL24003IRZ-T7 (Note)	ISL24003IRZ	7"	44 Ld 7x7mm QFN (Pb-free)	MDP0046

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Features


- 18-channel gamma buffers
 - 9 channels swing to the upper supply
 - 9 channels swing to the lower supply
 - 10mA continous output current
- Single V_{COM} amplifier
 - 180mA short circuit output current
 - 35MHz -3dB Bandwidth
 - 70V/µs slew rate
- · Low supply current
- · Pb-free plus anneal available (RoHS compliant)

Applications

- TFT-LCD monitors
- LCD televisions
- · Industrial flat panel displays

Pinout





Absolute Maximum Ratings (T_A = 25°C)

Supply Voltage between V _S + and V _S +18V	Power
Input Voltage	Maxim
Maximum Continuous Output Current (V _{OUT1-18}) 10mA	Storag
Maximum Continuous Output Current (V _{OUTA})	Ambie

Power Dissipation	See Curves
Maximum Die Temperature	+125°C
Storage Temperature	65°C to +150°C
Ambient Operating Temperature	40°C to +85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Electrical Specifications	V_S+ = +15V, V_S- = 0, R_L = 10k\Omega, C_L = 10pF to 0V, T_A = 25°C unless otherwise specified
----------------------------------	---

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CHARA	ACTERISTICS (REFERENCE BUFFERS)			1	1	L
V _{OS}	Input Offset Voltage	V _{CM} = 0V		2	20	mV
TCV _{OS}	Average Offset Voltage Drift	(Note 1)		5		µV/∘C
IB	Input Bias Current	V _{CM} = 0V		2	50	nA
R _{IN}	Input Impedance			10		MΩ
C _{IN}	Input Capacitance			1.35		pF
Av	Voltage Gain	$1V \le V_{OUT} \le 14V$	0.992		1.008	V/V
CMIR	Input Voltage Range	IN1 to IN9	1.5		V _S +	V
		IN10 to IN18	0		V _S + -1.5	V
INPUT CHARA	CTERISTICS (V _{COM} BUFFER)					
V _{OS}	Input Offset Voltage	V _{CM} = 7.5V		1	15	mV
TCV _{OS}	Average Offset Voltage Drift	(Note 1)		3		µV/∘C
IB	Input Bias Current	V _{CM} = 7.5V		2	50	nA
R _{IN}	Input Impedance			10		MΩ
C _{IN}	Input Capacitance			1.35		pF
V _{REG}	Load Regulation	V _{COM} = 7.5V, -60mA < I _L < 60mA	-25		+20	mV
CMIR _{COM}	Input Voltage Range V _{COM}		0		V _S +	V
A _{VOL}	Open Loop Gain	$R_L = 1k\Omega$	55	70		dB
CMRR	Common Mode Rejection Ratio		50	65		dB
OUTPUT CHA	RACTERISTICS (REFERENCE BUFFERS)					
V _{OH}	High Output Voltage - (Output 1-2)	V _{IN} = 15V, I _O = 5mA	14.85	14.9		V
	High Output Voltage - (Output 3-9)		14.8	14.85		V
	High Output Voltage - (Output 10-18)	V _{IN} = 13.5V, I _O = 5mA	13.45	13.5		
V _{OL}	Low Output Voltage - (Output 1-9)	V _{IN} = 1.5V, I _O = 5mA		1.5	1.55	V
	Low Output Voltage - (Output 10-16)	V _{IN} = 0V, I _O = 5mA		150	200	mV
	Low Output Voltage - (Output 17-18)			100	150	mV
I _{SC}	Short Circuit Current		100	130		mA
OUTPUT CHA	RACTERISTICS (V _{COM} BUFFER)	· · ·				
V _{OH}	High Level Saturated Output Voltage	V _S + = 15V, I _O = -5mA, V _I = 15V	14.85	14.9		V
V _{OL}	Low Level Saturated Output Voltage	V _S + = 15V, I _O = -5mA, V _I = 0V		0.1	0.15	V
I _{SC}	Short Circuit Current		150	180		mA

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPP	LY PERFORMANCE		I.			
PSRR	Power Supply Rejection Ratio	Reference buffer V _S from 5V to 15V	50	80		dB
		V_{COM} buffer, V_{S} from 5V to 15V	55	80		dB
I _S	Total Supply Current		8.0	11.5	15.5	mA
DYNAMIC PER	FORMANCE (BUFFER AMPLIFIERS)		i			
SR	Slew Rate (Note 2)		4.5	9		V/µs
t _S	Settling to +0.1% (A_V = +1)	(A _V = +1), V _O = 2V step		500		ns
BW	-3dB Bandwidth	$R_{L} = 10k\Omega, C_{L} = 10pF$		10		MHz
CS	Channel Separation			70		dB
ISL24003 DYN	AMIC PERFORMANCE (V _{COM} AMPLIF	FIERS)	I			
SR	Slew Rate (Note 2)	-4V \leq V_{OUT} \leq 4V, 20% to 80%	50	70		V/µs
t _S	Settling to +0.1% (A_V = +1)	(A _V = +1), V _O = 2V step		350		ns
BW	-3dB Bandwidth	$R_L = 10k\Omega$, $C_L = 10pF$		35		MHz
CS	Channel Separation			70		dB

NOTES:


1. Measured over operating temperature range.

2. Slew rate is measured on rising and falling edges.

Pin Descriptions


PIN NAME	ISL24003	PIN FUNCTION
6, 39	VS+	Positive supply voltage
40-44, 1-4	OUT1-9	Output gamma channel 1-9
7-15	OUT10-18	Output gamma channel 10-18
16	INNCOM	Negative Input V _{COM}
17	OUTCOM	Output, V _{COM}
5,18	VS-	Negative supply voltage
19	INPCOM	Positive Input V _{COM}
20-28	IN10-18	Input gamma channel 10-18
29-37	IN1-9	Input gamma channel 1-9
38	NC	No connect


Block Diagram



NOTE: ISL24003 integrates 18 gamma buffers.

Typical Performance Curves








FIGURE 3. LARGE SIGNAL TRANSIENT RESPONSE (BUFFER)




FIGURE 5. INPUT NOISE SPECIAL DENSITY vs FREQUENCY (BUFFER)





FIGURE 2. FREQUENCY RESPONSE FOR VARIOUS C_{LOAD} (BUFFER)








FIGURE 6. PSRR vs FREQUENCY (BUFFER)

Typical Performance Curves (Continued)




FIGURE 7. OVERSHOOT vs CAPACITANCE LOAD (BUFFER)




FIGURE 9. FREQUENCY RESPONSE FOR VARIOUS $\rm C_{LOAD}$ $\rm (V_{COM})$




FIGURE 11. LARGE SIGNAL TRANSIENT RESPONSE (VCOM)




FIGURE 8. PSRR vs FREQUENCY (V_{COM})




FIGURE 10. FREQUENCY RESPONSE FOR VARIOUS $\rm R_{LOAD}$ $\rm (V_{COM})$




FIGURE 12. SMALL SIGNAL TRANSIENT RESPONSE (VCOM)

Typical Performance Curves (Continued)




FIGURE 13. OVERSHOOT vs CAPACITANCE LOAD (V_{COM})




FIGURE 15. CHANNEL SEPARATION




FIGURE 14. INPUT NOISE SPECIAL DENSITY vs FREQUENCY (V_{COM})




FIGURE 16. OUTPUT IMPEDANCE vs FREQUENCY

Description of Operation and Application Information

Product Description

The ISL24003 are fabricated using a high voltage CMOS process. They exhibit rail to rail input and output capability and have very low power consumption. When driving a load of 10K and 12pF, the buffers have a -3dB bandwidth of 10MHz and exhibit 9V/ μ s slew rate. The V_{COM} amplifier has a -3dB bandwidth of 12MHz and exhibit 10V/ μ s slew rate.

Input, Output, and Supply Voltage Range

The ISL24003 are specified with a single nominal supply voltage from 5V to 15V or a split supply with its total range from 5V to 15V. Correct operation is guaranteed for a supply range from 4.5V to 16.5V.

The input common-mode voltage range of the ISL24003 within 500mV beyond the supply rails. The output swings of the buffers and V_{COM} amplifier typically extend to within 100mV of the positive and negative supply rails with load currents of 5mA. Decreasing load currents will extend the output voltage even closer to each supply rails.

Output Phase Reversal

The ISL24003 are immune to phase reversal as long as the input voltage is limited from V_S- -0.5V to V_S+ +0.5V. Although the device's output will not change phase, the input's over-voltage should be avoided. If an input voltage exceeds supply voltage by more than 0.6V, electrostatic protection diode placed in the input stage of the device begin to conduct and over-voltage damage could occur.

Output Drive Capability

The ISL24003 do not have internal short-circuit protection circuitry. The buffers will limit the short circuit current to 120mA and the V_{COM} amplifier will limit the short circuit current to 150mA if the outputs are directly shorted to the positive or the negative supply. If the output is shorted indefinitely, the power dissipation could easily increase such that the part will be destroyed. Maximum reliability is maintained if the output continuous current never exceeds 10mA for the buffers and 60mA for the V_{COM} amplifier. These limits are set by the design of the internal metal interconnections.

The Unused Buffers

It is recommended that any unused buffers should have their inputs tied to ground plane.

Power Dissipation

With the high-output drive capability of the ISL24003, it is possible to exceed the 125°C "absolute-maximum junction temperature" under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if load

conditions need to be modified for the buffer to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to:

$$\mathsf{P}_{\mathsf{DMAX}} = \frac{\mathsf{T}_{\mathsf{JMAX}} - \mathsf{T}_{\mathsf{AMAX}}}{\Theta_{\mathsf{JA}}}$$

where:

- T_{JMAX} = Maximum junction temperature
- T_{AMAX} = Maximum ambient temperature
- θ_{JA} = Thermal resistance of the package
- P_{DMAX} = Maximum power dissipation in the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the loads, or:

$$\begin{split} & \mathsf{P}_{\mathsf{DMAX}} = \mathsf{V}_{\mathsf{S}} \times \mathsf{I}_{\mathsf{S}} + \Sigma i \times [(\mathsf{V}_{\mathsf{S}} + -\mathsf{V}_{\mathsf{OUT}}i) \times \mathsf{I}_{\mathsf{LOAD}}i] + \\ & (\mathsf{V}_{\mathsf{S}}^+ - \mathsf{V}_{\mathsf{OUT}}) \times \mathsf{I}_{\mathsf{LA}} \end{split}$$

when sourcing, and:

$$P_{DMAX} = V_{S} \times I_{S} + \Sigma i \times [(V_{OUT}i - V_{S}) \times I_{LOAD}i] + (V_{OUT} - V_{S}) \times I_{LA}$$

when sinking.

where:


- i = 1 to total number of buffers
- V_S = Total supply voltage of buffer and V_{COM}
- I_{SMAX} = Total quiescent current
- V_{OUT}i = Maximum output voltage of the application
- V_{OUT} = Maximum output voltage of V_{COM}
- ILOADi = Load current of buffer
- I_{LA} = Load current of V_{COM}

If we set the two P_{DMAX} equations equal to each other, we can solve for the R_{LOAD} 's to avoid device overheat. The package power dissipation curves provide a convenient way to see if the device will overheat. The maximum safe power dissipation can be found graphically, based on the package type and the ambient temperature. By using the previous equation, it is a simple matter to see if P_{DMAX} exceeds the device's power derating curves.

Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, good printed circuit board layout is necessary for optimum performance. Ground plane construction is highly recommended, lead lengths should be as short as possible, and the power supply pins must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the V_S- pin is connected to ground, one 0.1µF ceramic capacitor should be placed from the V_S+ pin to ground. A 4.7µF tantalum capacitor should then be connected from the V_S+ pin to ground. One 4.7µF capacitor may be used for multiple devices. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used.

Important Note: The metal plane used for heat sinking of the device is electrically connected to the negative supply potential (V_{S} -). If V_{S} - is tied to ground, the thermal pad can be connected to ground. Otherwise, the thermal pad must be isolated from any other power planes. QFN Package Outline Drawing



NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at <htp://www.intersil.com/design/packages/index.asp>

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com