











CSD85302L

SLPS561 -NOVEMBER 2015

CSD85302L 20 V Dual N-Channel NexFET™ Power MOSFET

Features

- Common Drain Configuration
- Low On-Resistance
- Small Footprint of 1.35 mm × 1.35 mm
- Pb Free and Halogen Free
- **RoHS Compliant**
- ESD HBM Protection >2.5 kV


Applications

- USB Type-C/PD
- **Battery Management**
- **Battery Protection**

Description

This 20 V, 18.7 m Ω , 1.35 mm \times 1.35 mm LGA Dual NexFET™ power MOSFET is designed to minimize resistance in the smallest footprint. Its small footprint and common drain configuration make the device ideal for battery-powered applications in small handheld devices.

Top View



$R_{\text{DS(on)}} \ vs \ V_{\text{GS}}$ $T_C = 25^{\circ}C$, $I_S = 2^{\circ}A$ $T_C = 125^{\circ}C$, $I_S = 2^{\circ}A$ R_{S1S2(on)} - On-State Resistance (mΩ) 54 48 42 36 30 24 18 12 6 0 0 V_{GS} - Gate-to-Source Voltage (V)

Product Summary

$T_A = 25^{\circ}C$		TYPICAL V	UNIT	
V _{S1S2}	Source-to-Source Voltage	20	٧	
Q_g	Gate Charge Total (4.5 V)	6	nC	
Q_{gd}	Gate Charge Gate-to-Drain	1.4	nC	
		V _{GS} = 2.5 V	29	mΩ
R _{S1S2(on)}	Source-to-Source On-Resistance	V _{GS} = 4.5 V	20	mΩ
		V _{GS} = 6.5 V	18.7	mΩ
$V_{GS(th)}$	Threshold Voltage	0.9	V	

Ordering Information⁽¹⁾

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD85302L	3000	7-Inch	1.35 × 1.35 mm Land Grid	Tape and
CSD85302LT	250	Reel	Array (LGA) Package	Reel


(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

$T_A = 25$	s°C	VALUE	UNIT
V_{S1S2}	Source-to-Source Voltage	20	٧
V_{GS}	Gate-to-Source Voltage	±10	٧
I _S	Continuous Source Current ⁽¹⁾	7	Α
I _{SM}	Pulsed Source Current ⁽²⁾	37	Α
P_D	Power Dissipation ⁽¹⁾	1.7	W
$V_{(ESD)}$	Human Body Model (HBM)	2.5	kV
T _J , T _{stg}	Operating Junction and Storage Temperature Range	-55 to 150	°C

- (1) Typical $R_{\theta JA} = 75^{\circ} C/W$ when mounted on a 1 inch², 2 oz. Cu pad on a 0.06 inch thick FR4 PCB.
- (2) Max R_{θJA} = 90°C/W, pulse duration ≤100 µs, duty cycle ≤1%

Gate Charge



SLPS561 – NOVEMBER 2015 www.ti.com



Table of Contents

3 Description	4 Revision History	1 6.2 Trademarks	
---------------	--------------------	--------------------	--

4 Revision History

DATE	REVISION	NOTES
November 2015	*	Initial release.

Submit Documentation Feedback



www.ti.com

5 Specifications

5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC C	CHARACTERISTICS					
BV _{S1S2}	Source-to-source voltage	V _{GS} = 0 V, I _S = 250 μA	20			٧
I _{S1S2}	Source-to-source leakage current	V _{GS} = 0 V, V _{S1S2} = 16 V			1	μΑ
I_{GSS}	Gate-to-source leakage current	V _{S1S2} = 0 V, V _{GS} = 6 V			0.5	μΑ
		V _{S1S2} = 0 V, V _{GS} = 10V			4	μΑ
V _{GS(th)}	Gate-to-source threshold voltage	$V_{S1S2} = V_{GS}, I_S = 250 \mu A$	0.68	0.9	1.3	V
		V _{GS} = 2.5 V, I _S = 2 A	20	29	36	mΩ
R _{S1S2(on)}	Source-to-source on-resistance	V _{GS} = 4.5 V, I _S = 2 A	14	20	24	mΩ
		V _{GS} = 6.5 V, I _S = 2 A	13	18.7	22.5	mΩ
9 _{fs}	Transconductance	V _{S1S2} = 2 V, I _S = 2 A			S	
DYNAMIC	C CHARACTERISTICS ⁽¹⁾		1			
C _{iss}	Input capacitance			718		рF
C _{oss}	Output capacitance	V _{GS} = 0 V, V _{S1S2} = 10 V, <i>f</i> = 1 MHz				рF
C _{rss}	Reverse transfer capacitance			61	79	рF
Qg	Gate charge total (4.5 V)			6.0	7.8	nC
Q_{gd}	Gate charge gate-to-drain	V 40 V 1 0 A		1.4		nC
Q _{gs}	Gate charge gate-to-source	$V_{S1S2} = 10 \text{ V}, I_S = 2 \text{ A}$		1.2		nC
Q _{g(th)}	Gate charge at V _{th}			0.6		nC
Q _{oss}	Output charge	V _{S1S2} = 10 V, V _{GS} = 0 V		2.3		nC
t _{d(on)}	Turn-on delay time			37		ns
t _r	Rise time	V _{S1S2} = 10 V, V _{GS} = 4.5 V,	5			ns
t _{d(off)}	Turn-off delay time	$I_{S1S2} = 2 \text{ A}, R_G = 0 \Omega$		173		ns
t _f	Fall time			99		ns

⁽¹⁾ Charge and timing values specified are per single FET.

5.2 Thermal Information

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

	THERMAL METRIC	MIN	TYP	MAX	TINU
Р	Junction-to-ambient thermal resistance ⁽¹⁾		75		°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)		175		°C/W

⁽¹⁾ Device mounted on FR4 material with 1 inch2 (6.45 cm2), 2 oz. (0.071 mm thick) Cu.


Copyright © 2015, Texas Instruments Incorporated


⁽²⁾ Device mounted on FR4 material with minimum Cu mounting area.

TEXAS INSTRUMENTS

5.3 Typical MOSFET Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$









www.ti.com

Typical MOSFET Characteristics (continued)








Figure 4. Gate Charge




Figure 5. Capacitance






Figure 6. Threshold Voltage vs Temperature









Figure 9. Maximum Safe Operating Area

TEXAS INSTRUMENTS

Typical MOSFET Characteristics (continued)

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$





6 Device and Documentation Support

6.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Lise

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.2 Trademarks

NexFET, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

6.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

Copyright © 2015, Texas Instruments Incorporated

Product Folder Links: CSD85302L


SLPS561 – NOVEMBER 2015 www.ti.com

TEXAS INSTRUMENTS


7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Package Dimensions








Pin Configuration

PIN NUMBER	NAME
1	G1
2	S2
3	G2
4	S1

1. All linear dimensions are in millimeters.

www.ti.com


7.2 Recommended PCB Pattern



Land Pattern Example

Solder Mask Defined Scale: 50X

7.3 Recommended Stencil Pattern



Solder Paste Example

Based on 0.1 mm thick stencil

Pads 2 and 4: 81% printed on solder coverage by area

Scale: 80X

- 1. All linear dimensions are in millimeters.
- 2. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


Copyright © 2015, Texas Instruments Incorporated


Submit Documentation Feedback

SLPS561 – NOVEMBER 2015 www.ti.com

TEXAS INSTRUMENTS

7.4 Q3A Tape and Reel Information





Notes: 1. 10-sprocket hole-pitch cumulative tolerance ±0.2

2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm

3. Material: black static-dissipative polystyrene

4. MSL1 260°C (IR and convection) PbF-reflow compatible

www.ti.com 11-Jan-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD85302L	ACTIVE	PICOSTAR	YME	4	3000	RoHS & Green	NIAU	Level-1-260C-UNLIM	-55 to 150	85302	Samples
CSD85302LT	ACTIVE	PICOSTAR	YME	4	250	RoHS & Green	NIAU	Level-1-260C-UNLIM	-55 to 150	85302	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 11-Jan-2022

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated