

MPU 800-1 MPU 800-4 PRELIMINARY

High-Performance Low-Power Microprocessor

FEATURES

Variable Power Supply: 2.4V - 6.0V Fully Compatible Wth Z80° Instruction Set Pin-Compatible With NSC800 Powerful Set of 158 Instructions 10 Addressing Modes 22 Internal Registers Low Power: 50 mW at 5 V Vcc Multiplexed Bus Structure On Chip Bus Controller and Clock Generator On-Chip 8 bit Dynamic RAM Refresh Circuitry Three Speed Versions: MPU800-4 4 MHz 2.5 MHz MPU800 MPU800-1 1 MHz Capable of addressing 64 k bytes of memory, and 256 I/O devices Five interrupt request lines on-chip Schmitt trigger input on reset Power-Save Feature

PIN CONFIGURATION

A8
A9 2 39 PS A10 3 38 WAIT A11 4 37 RESET OUT A12 5 36 BREO A13 6 35 BREO A14 7 34 10/M A15 8 33 RESET IN CLK 9 32 RD XOUT 10 31 WR XIN 11 30 ALE ADO 12 29 SO AD1 13 28 RESH AD2 14 27 S1 AD3 15 26 INTA AD4 16 25 INTA AD5 17 24 RESTE AD6 18 23 RESTE
A10 3 38 WAIT A11 4 37 RESET OUT A12 5 36 BREO A13 6 35 BACK A14 7 34 10/M A15 8 33 RESET IN CLK 9 32 RD XOUT 10 31 WR XIN 11 30 ALE ADO 12 29 SO AD1 13 28 RESET AD2 14 27 S1 AD3 15 26 INTA AD4 16 25 INTA AD5 17 24 RESTE
A11
A12 5 36 BREO A13 6 35 BACK A14 7 34 10/M A15 8 33 RESET IN CLK 9 32 RD XOUT 10 31 WR XIN 11 30 ALE ADO 12 29 SO AD1 13 28 RFSH AD2 14 27 S1 AD3 15 26 INTA AD4 16 25 INTA AD5 17 24 RSTC AD6 18 23 RSTE
A13 6 35 BACK A14 7 34 10/M A15 8 33 RESET IN CLK 9 32 RD XOUT 10 31 WR XIN 11 30 ALE ADO 12 29 SO AD1 13 28 RESH AD2 14 27 S1 AD3 15 26 INTA AD4 16 25 INTA AD5 17 24 RSTC AD6 18 23 RSTE
A14 7
A15 8 33 RESET IN CLK 9 32 RD XOUT 10 31 WR XIN 11 30 ALE ADO 12 29 SO AD1 13 28 RFSH AD2 14 27 S1 AD3 15 26 INTA AD4 16 25 INTA AD5 17 24 RSTC AD6 18 23 RSTB
CLK 9 32 FD NOT XOUT 10 31 WF XIN 11 30 ALE ADO 12 29 SO AD1 13 28 RFSH AD2 14 27 S1 AD3 15 26 NTA AD4 16 25 NTA AD5 17 24 RSTC AD6 18 23 RSTE
XOUT 10 31 WF XIN 11 30 ALE ADO 12 29 3 SO AD1 13 28 AFSH AD2 14 27 S1 AD3 15 26 INTA AD4 16 25 INTR AD5 17 24 ASTE AD6 18 23 ASTE
XIN 11
ADO 12 29 SO AD1 13 28 PRSH AD2 14 27 S1 AD3 15 26 PNTA AD4 16 25 PNTA AD5 17 24 PRSTE AD6 18 23 PRSTE
AD1 13
AD2 14 27 S1 AD3 15 26 INTA AD4 16 25 INTA AD5 17 24 RSTC AD6 18 23 RSTB
AD3 15 26 INTA AD4 16 25 INTA AD5 17 24 RSTC AD6 18 23 RSTB
AD4 C 16 25 NTTR AD5 C 17 24 RSTC AD6 C 18 23 PSTB
AD5 17 24 RSTC AD6 18 23 RSTB
AD6 ☐ 18 23 ☐ RSTB
AD7 D 19 22 D RSTA
GND 20 21 NMI


GENERAL DESCRIPTION

The MPU800 is an 8 bit microprocessor that functions as the central processing unit (CPU) in Standard Microsystems MPU800 microcomputer family. The device is fabricated in double-poly CMOS to combine high performance with the low-power of CMOS.

Many system functions are incorporated on the device

including: vectored priority interrupts, refresh control, power save, and interrupt acknowledge.

Dedicated peripherals (MPU810 Ram I/O Timer, MPU830 ROM I/O Timer, and (MPU831 I/O Timer) have on-chip logic for direct interface to the MPU800.



DESCRIPTION OF PIN FUNCTIONS

PIN NO	NAME	SYMBOL	FUNCTION
40	+ 5 Volt	Vcc	+ 5 volt supply
20	Ground	GND	Ground
10	Crystal Out	XOUT	Crystal connection
11	Crystal In	XIN	Crystal connection; XIN may be used as an external clock input
Input/Outp	ut Signals		
12-19	Address/Data	AD0-AD7	Multiplexed Address/Data. Active high At RD Time: Input data to CPU. At WR Time: Output data from CPU. At Falling Edge of ALE Time: Least significant byte of address during memory reference cycle. 8-bit port address during I/O puring BREQ/ reference cycle. BACK Cycle: High impedance.
Input Signa		DECETIN	Active low. Sets A (8-15) and AD (0-7) to TRI-STATE® (high impedance).
33	Reset In	RESET IN	Clears the contents of PC, I and R registers, disables interrupts, and causes a reset output to be activated.
36	Bus Request	BREQ	Active low. Used when another device is requesting the system bus. BREQ is recognized at the end of the current machine cycle, then A(8-15), AD(0-7), IO/M, RD, and WR are set to the high impedance mode and the request is acknowledged via the BACK output signal.
21	Non-Maskable Interrupt	NMI	Active low. The non-maskable interrupt, generated by the peripheral device(s), is the highest priority interrupt request line. The interrupt is edge sensitive and only a pulse is required to set an internal flip-flop which generates the internal interrupt request. Since the NMI flip-flop is monitored on the same clock edge as the other interrupts, it must also meet the minimum set-up time spec for the interrupt to be accepted in the current machine instruction. Once the interrupt is accepted the flip-flop is reset automatically, its execution is independent of the interrupt enable flip-flop. NMI execution involves saving the PC on the stack and automatic branching to restart address X'0066 in memory.
22-4	Restart Interrupt A,B,C	RSTA, RSTB, RSTC	Active low level sensitive. Restarts generated by the peripherals are recognized at the end of the current instruction if their respective interrupt enable bits and master enable bit are set. Execution is identical to NMI except interrupts are enabled for the following restart addresses: Name Restart
25	Interrupt Request	INTR	Active low level sensitive. An interrupt request input generated by a peripheral device is recognized at the end of the current instruction provided that the interrupt enable and master interrupt enable bits are set INTR is the lowest priority interrupt request input. Under program control, INTR can be executed in three distinct modes in conjunction with the INTA output.
38	Wait	WAIT	Active low. When set low during RD, WR or INTA machine cycles, the CPU extends its machine cycle in increments of t (wait) states. The wait machine cycle continues until the WAIT input returns high. The wait strobe input will be accepted only during machine cycles that have RD, WR or INTA strobes and during the machine cycle immediately after an interrupt has been accepted by the CPU. The later cycle has its RD strobe suppressed but it will still accept the wait.
39	Power Save	PS	Active low. PS is sampled at the end of the current instruction cycle When PS is low, the CPU stops executing at the end of current instruction and keeps itself in the low-power mode. Normal operation resumes when PS is returned high.

TRI-STATE* is a registered trademark of National Semiconductor Corporation.

PIN NO	NAME	SYMBOL		FUNC	TION			
Output Sign								
35	Bus Acknowledge	BACK	Active low. BACK indicates to the bus requesting device that the CPU bus and its control signals are in the TRI-STATE mode. The requesting device may then take control of the bus and its control signals.					questing
1-8	Address Bits 8-15	A8-A15	Active high. These are the most significant 8 bits of the memory address during a memory instruction. During an I/O instruction, the port address on the lower 8 bits of address get duplicated onto these 8 bits. During a BREQ/BACK cycle, the A (8-15) bus is in the TRI-STATE mode.					
37	Reset Out	RESET OUT	Active high. When RESET reset. The signal is norma	lly used to	reset th	e periphe	ral device	es.
34	Input/Output/Memory	IO/M	An active high on the IO/ cycle is relative to an input put signifies that the curre TRI-STATE during BREQ/	output de ent machi BACK cyc	vice. An ne cycle les.	active lov	on the leto men	O/M out- nory. It is
28	Refresh	RFSH	Active low. The refresh ou cycle is in progress. RFSh cycles. During the refresh A(8-15) indicates the intern	d goes lov cycle, Al rupt vecto	v during D(0-7) ha ir registe	T3 and Tels s the refr r l.	4 states esh add	of all M1 ress and
30	Address Latch Enable	ALE	ALE is active only during the M1 cycles. The high to lememory/I-0/refresh addresses	ow transi ss is avail	tion of A able on t	LE indic he AD(0-7	ates tha 7) lines.	t a valid
32	Read Strobe	RD	Active low. On the trailing evia the AD(0-7) lines. The FBREQ/BACK cycles.	RD line is i	n the TRI	I-STATE IT	node dur	ing
31	Write Strobe	WR	While the WR line is low, v lines. The WR line is in the	TRI-STAT	E mode d	luring BRI	EQ/BAC	K cycles
9	Clock	CLK	CLK is an output provided square wave at one half the	ne input fr	equency			
26	Interrupt Acknowledge	INTA	Active low. The interrupt acknowledge output is activated in the M1 cycle (S) immediately following the t state in which the INTR input is recognized. [Output is normally used to gate the interrupt response vector from the peripheral controller onto the AD(0-7) lines.] It is used in two of the three interrupt modes. In mode 0, an instruction is gated onto the AD (0-7) line during INTA. There will be from 1 to 4 INTA strobes issued for each mode 0 interrupt. The amount of INTA strobes issued is instruction dependent. In mode 2, a single interrupt response vector is gated onto the data bus. In mode 1, INTA is not used. In this mode, INTA functions					
29, 27	Status	SO, S1	like the restart interrupts. Bus status outputs indicat	e encode	d informa	ation rega	rding the	ensuing
			M cycle as follows:					
			Machine Cycle			tus		trol
				SO	<u>Ş1</u>	10/M 0	RD 0	WR 1
			Opcode Fetch Memory Read	1 0	1 1	0	0	
		1	Memory Write	1	ò	0	1	0
			I/O Read	0	1	1 1	0	1
			I/0 Write	1 0	0	1 0	0	0
			Halt* Internal Operation*	0	1	0	1	;
			Acknowledge of Int**	1	1	0	1	1
			*ALE is not suppressed in this **This is the cycle that occurs in (RSTA, RSTB, ASTC, INTR,	nmediately	after the	CPU accep	ots an inte	rrupt
		•	Note 1: During halt, CPU continues to do dummy opcode fetch from location following the halt instruction with a halt status. This is so CPU can continue to do its dynamic RAM refresh.					
I .	i		Note 2: No early status is pro	ovided for i	nterrunt o	r hardware	ractarte	

TIMING CONTROL

All necessary timing signals are provided by a single state inverter oscillator contained on the MPU800 chip. The chip operation frequency is equal to one half of the frequency of this oscillator. The oscillator frequency can be controlled by one of the following methods:

- Leaving the XOUT pin unterminated and driving the XIN pin with an externally generated clock as shown in Figure 1a. When driving XIN with a square wave, the minimum duty cycle is 30%-70%, either high or low.
- Connecting a crystal with the proper biasing network between XIN and XOUT as shown in Figure 1b. Recommended crystal is a parallel resonance AT cut crystal.

Resistor capacitor feedback network described in earlier data sheets will not oscillate due to gain of internal inverter circuit. A modification of this circuit by adding two inverters in series between the RC network and XIN will work.

The CPU has a minimum clock frequency input (@ XIN) of 32 kHz, which results in 16 kHz system clock speed. All registers internal to the chip are static, however there is dynamic logic which limits the minimum clock speed. The input clock can be stopped without fear of losing any data or damaging the part. You stop it in the phase of the clock that has XIN low and CLK OUT high. When restarting the CPU, precautions must be taken so that the input clock meets minimum specification. Once started, the CPU will continue operation from the same location at which it was stopped. During DC operation of the CPU, typical current

drain will be 2mA. This current drain can be reduced by placing the CPU in a wait state during an opcode fetch cycle then stopping the clock.


FUNCTIONAL DESCRIPTION

The MPU800 is an 8-bit general purpose microprocessor designed for stand-alone and DMA (direct memory access) applications. A minimum system can be constructed with an MPU800, and MPU810 (RAMI/O Timer) and an 27C16 (EPROM).

MPU800 uses a multiplexed bus for data and addresses. The 16-bit address bus is divided into a high-order 8-bit address bus that handles bits 8-15 of the address, and a low-order 8-bit mulitplexed address/data bus that handles bits 0-7 of the address and bits 0-7 of the data. Strobe outputs from the MPU800 (ALE, RD and WR) indicate when a valid address or data is present on the bus. IO/M indicates whether the ensuing cycle accesses memory or I/O.

During an input or output instruction, the CPU duplicates the lower half of the address [AD(0-7)] onto the upper half [A(8-15)]. The eight bits of address will stay on A(8-15) for the entire machine cycle.

Figure 2 illustrates the timing relationship for opcode fetch cycles with and without a wait state. Figure 3 illustrates the timing relationship for memory read and write cycles with and without a wait state. Input/output cycles with and without wait state are shown in Figure 4. One wait state is automatically inserted into each I/O instruction.






FIGURE 2a. Opcode Fetch Cycles without WAIT States




FIGURE 2b. Opcode Fetch Cycles with WAIT States




FIGURE 3a. Memory Read/Write Cycles without WAIT States




FIGURE 3b. Memory Read and Write with WAIT States





FIGURE 4a. Input and Output Cycles without WAIT States



*WAIT state automatically inserted during IO operation.

FIGURE 4b. Input and Output Cycles with WAIT States

INITIALIZATION

The MPU800 and its peripheral components are initialized by RESET IN and RESET OUT. RESET IN input is associated with an on-chip Schmitt trigger that facilitates using an R-C network power-on reset scheme (Figure 5).


To ensure proper power-up conditions for the NSC800, the following power-up and initialization procedure is recommended:


- Apply power (V_{cc} and GND) and set RESET IN active (low). Allow sufficient time (approximately 100 ms if crystal used) for the oscillator and internal clocks to stabilize. RESET IN must remain low for at least 3t state (CLK) times. RESET OUT, following the clock stabilization period, responds by going high, indicating to the system that the MPU800 is being reset. RESET OUT signal becomes available to reset the peripherals.
- 2. Set RESET IN high, following which the RESET OUT goes low and the CPU initiates the first opcode fetch cycle.

NOTE: The MPU800 initialization includes: Clear PC to X'0000 (the first opcode fetch, therefore, is from memory location X'0000). Clear registers I (Interrupt Vector Base) and R (Refresh Counter) to X'00. Clear interrupt control register bits IEA, IEB and IEC. The interrupt control bit IEI is set to 1 to maintain INS8080A/Z80A compatibility (see INTERRUPTS for more details). Maskable interrupts are disabled and the CPU enters Interrupt Mode 0. While RESET IN is active (low), the A(8-15) and AD(0-7) lines go to high impedance (TRI-STATE) and all CPU strobes go to the inactive state.

BUS ACCESS CONTROL

Figure 6 illustrates bus access control in the MPU800. The external device controller produces an active BREQ signal that requests the bus. When the CPU responds with BACK then the bus and related control strobes go to high impedance (TRI-STATE). It should be noted that (1) BREQ is sampled at the last t state of any M machine cycle only. (2) the MPU800 will not acknowledge any interrupt/restart requests, and will not perform any dynamic RAM refresh functions until after BREQ input signal is inactive high. (3) BREQ signal has priority over all interrupt request signals, should BREQ and interrupt request become active simultaneously.





REGISTER CONFIGURATION

The MPU800 contains 22 programmable registers as shown in *Figure 7*. The CPU working registers are arranged in two 8-register configurations, each of which includes an 8-bit accumulator, a flag register, and six general purpose 8-bit registers. Only one 8-bit register set may be active at any given moment. However, simple instructions exist that allow the programmer to exchange the active and alternate register sets.

It should also be noted that the six 8-bit general purpose registers (B, C, D, E, H, and L) can be accessed as 16-bit registers (BC, DE, and HL). The functions of these become apparent in the instruction set description.

		ing Register S	et /o\
Accumulator	(8)		(8) (8)
Register B	(8)		(8)
Register D		Register E	
Register H	(8)	Register L	(8)
CPU Altern	ate W	orking Registe	r Set
Accumulator A			(8)
Register B'	(8)	Register C'	(8)
Register D'	(8)	Register E'	(8)
Register H'	(8)		(8)
CPU [Dedica	ited Registers	
Index Regis		(16	5)
Index Regis		(16	
Interrupt Ve		`	•
Register I		(8))
Memory Re	fresh	V -7	
Register R		(8))
Stack Point	er SP	(16	
Program	.c. o.	(,
Counter PC	:	(16	6)
Counter C	,	(• •

DEDICATED REGISTERS:

Program Counter (PC): The program counter contains the 16-bit address of the current instruction being fetched from memory. The PC is incremented after its contents have been transferred to the address lines. When a program jump occurs, the new address is placed in the PC, overriding the incrementer.

Stack Pointer (SP): The stack pointer contains the 16-bit address of the current top of a stack located in external system RAM memory. The external stack memory is organized as a last-in, first-out (LIFO) file. The stack allows simple implementation of multiple level interrupts, virtually unlimited subroutine nesting and simplification of many types of data manipulation.

Index Registers (IX and IY): The two 16-bit index registers hold a 16-bit base address used in indexed addressing modes. In this mode, an index register is used as a base to point to a region in memory from which data is to be stored or retrieved. An additional byte is included in indexed instructions to specify a displacement from this base. This displacement is specified as a two's complement signed integer.

Interrupt Page Address Register (I): The MPU800 CPU can indirectly call any memory location in response to a mode 2 interrupt. The I register is used to store the highorder 8 bits of the address. The low-order 8 bits are supplied by the interrupting peripheral. This feature allows interrupt routines to be dynamically located anywhere in memory with minimal access time to the routine.

Memory Refresh Register (R): The MPU800 CPU contains a memory refresh counter to enable dynamic memories to be used with the same ease as static memories. This 8-bit register is automatically incremented after each instruction fetch. The data in the refresh counter is sent out on the lower portion of the address bus along with a refresh control signal while the CPU is decoding and executing the fetched instruction. This mode of refresh is totally transparent to the programmer and does not slow down CPU operation. The programmer can load the R register for testing purposes, but this register is normally not used by the programmer.

ACCUMULATORS AND FLAG REGISTERS

The CPU includes two 8-bit accumulators and two associated 8-bit flag registers. The accumulator holds the results of 8-bit arithmetic or logical operation. The flag register indicates specific conditions for 8-bit or 16-bit operations.

FLAG REGISTERS (F, F')

The two MPU800 flag registers each contain six status bits that are set or reset (cleared) by various CPU operations (Figure 8). Four of these bits (carry, zero, sign, and parity/overflow flags) can be tested by the programmer. The descriptions of the flags follow.

Carry Flag (C): This flag is set by the carry from the highest order bit of the accumulator during an add instruction or a borrow generated during a subtraction instruction. Specific shift and rotate instructions also affect this bit.

Zero Flag (Z): This flag is set when a zero is loaded into the accumulator as a result of an operation. Otherwise it remains clear.


Sign Flag (S): This flag stores the state of bit 7 (the sign bit) in the accumulator after an arithmetic operation. This flag is intended to be used with signed numbers.

Parity/Overflow Flag (P/V): During logical operations this flag is set when the parity of the result is even and reset when it is odd. It represents overflow when signed two's complement arithmetic operations are performed. An overflow occurs when the resultant of a two's complement operation (in the accumulator) is out of range.

The two non-testable flag register bits used for BCD arithmetic are:

Half Carry (H): The flag indicates a BCD carry or borrow result from the least significant four bits of an operation; when using the DAA (Decimal Adjust Accumulator Instruction), it is used to correct the result of a previously packed decimal add or subtract.

Add/Subtract Flag (N): Since the algorithm for correcting BCD operations is different for addition or subtraction, this flag specifies what type of instruction was executed last in order that the DAA operation will be correct for either operation



INTERRUPTS

The MPU800 has five interrupt/restart inputs, four are maskable (RSTA, RSTB, RSTC, and INTR) and one is non-maskable (NMI). NMI, having the highest priority of all interrupts, is always serviced and cannot be disabled by the user. After recognizing an active input on NMI, the CPU stops before the next instruction, pushes the PC onto the stack, and jumps to address X'0066, where the user's interrupt service routine is located (i.e., restart to memory location X'0066). NMI is intended for interrupts requiring immediate attention, such as power-down, control panel, etc. RSTA, RSTB and RSTC are restart inputs, which, if enabled, execute a restart to memory location X'003C, X'0034, and X'002C, respectively. Note that the CPU response to the NMI and RST (A, B, C) request input is


basically identical. Unlike NMI, however, restart request inputs must be enabled.

Figure 9 illustrates NMI and RST interrupt machine cycles. M1 cycle will be a dummy opcode fetch cycle followed by M2 and M3 which are stack push operations. The following instruction will then start from the interrupts restart location.

The MPU800 also provides one more general purpose interrupt request input, INTR. When enabled, the CPU responds to INTR in one of the three modes defined by instruction IM0, IM1, and IM2 for modes 0, 1 and 2, respectively. Following reset, the CPU automatically sets itself in mode).

Interrupt (INTR) Mode 0; Similar to INS8080A mode. The CPU responds to an interrupt request by providing an INTA (interrupt acknowledge) strobe, which can be used to gate an instruction from a peripheral onto the data bus. Two wait states are automatically inserted by the CPU during the first INTA cycle to allow the interrupting device (or its controller) ample time to gate the instruction and determine external priorities. (Figure 10). This can be any instruction from one to four bytes. The most popular instruction would be a one-byte call (restart instruction) or a three-byte call (CALL NN instruction). If it is a three-byte call, the CPU issues a total of three INTA strobes. The last two read NN (which do not include wait states).

Interrupt (INTR) Mode 1: Similar to the restart interrupts except the restart location is X'0038 (Figure 9).



Interrupt (INTR) Mode 2: With this mode, the programmer maintains a table that contains the 16-bit starting address of every interrupt service routine. This table may be located anywhere in memory. When the mode 2 interrupt is accepted (Figure 11), a 16-bit pointer must be formed to obtain the desired interrupt service routine starting address from the table. The upper 8 bits of this pointer are from the contents of the I register, which has been previously loaded with the desired value by the programmer. The lower 8 bits of the pointer are supplied by the interrupting device with the low-order bit forced to zero. The pointer is used to get two adjacent bytes from the interrupt service routine starting address table to complete the 16-bit service routine starting address. The first byte of each entry in the table is the least significant (low-order) portion of the address. The programmer must obviously fill this table with the desired addresses before any interrupts are to be accepted.

Note that this table can be changed at any time to allow peripherals to be serviced by different service routines. Once the interrupting device supplies the lower portion of the pointer, the CPU automatically pushes the program counter onto the stack, obtains the starting address from the table and does a jump to this address.

The interrupts have fixed priorities built into the MPU800 as:

NMI	(Highest Priority)
RSTA RSTB	
RSTC	
INTR	(Lowest Priority)

ENABLING INTERRUPTS

NMI, being a non-maskable interrupt request, is executed as it occurs and can never be disabled.

The maskable interrupt inputs (RSTA, RSTB, RSTC, and INTR) are enabled under program control through the use of the interrupt control register and enable/disable interrupt instruction.

The appropriate interrupt control bits in 4-bit control register (IEA, IEB, IEC, and IEI) must be enabled in conjunction with IFF1 and IFF2, before the maskable INTR and RST Å, B, C can be accepted by the CPU.

The interrupt control register is an on-chip write only output port located at port address X'BB. It can only be written to by either the OUT (C), r or OUT (N), A instructions (for example OUTI instruction will not affect Interrupt Control Register). Its contents are:

Bit	Name				
0	ΙEΙ	Interru	pt Ena	able for	INTR
1	IEC	,,	,,	13	RSTC
2	IEB	**	**	**	RSTB
3	IEA	,,	11	1,1	RSTA

For example: In order to enable RSTB, CPU interrupts must be enabled and IEB must be set.

At reset, IEI bit is set and other mask bits, IEA, IEB, IEC are cleared. This maintains the software compatibility between MPU800 and INS8080A (or Z80A).


Execution of an IO block move instruction will not affect the state of the interrupt control bits. The only two instructions that will modify this write only register are OUT (C), r and OUT (N), A.


POWER-SAVE FEATURE

The MPU800 provides a unique power-save mode by the means of the PS pin. PS input is sampled at the last t state of the last M cycle of an instruction. After recognizing an active (low) level on PS, the MPU800 stops its internal clocks, thereby reducing its power dissipation to one half of operating power, yet maintaining all register values and internal control status. The MPU800 keeps its oscillator running, and makes the CLK signal available to the system. When in power-save the ALE strobe will be stopped high and the address lines [AD(0-7), A(8-15)] will indicate the next machine address. When PS is returned high, the opcode fetch (or M1 cycle) of the CPU begins in a normal manner. Note this M1 cycle could also be an interrupt acknowledge cycle if the MPU800 was interrupted simultaneously with PS. Figure 12 illustrates the power-save feature.

In the event BREQ is asserted (low) at the end of an instruction cycle and PS is active simultaneously, the following occurs:

- 1. The MPU800 will go into BACK cycle
- Upon completion of BACK cycle if PS is still active the CPU will go into power-save mode.





INSTRUCTION SET

In the following instruction set listing, the notation used is shown below.

- b: Used in instructions employing bit mode addressing to designate one bit in a register or memory location.
- cc: Designates condition codes used in conditional Jumps, Calls, and Return instructions; may be

NZ = Non Zero (Z Flag = 0)

Z = Zero (Z Flag = 1)

NC = Non Carry (C Flag = 0)

C = Carry (C Flag = 1)

PO = Parity Odd or No Overflow (P/V = 0)

PE = Parity Even or Overflow (P/V = 1)

P = Positive (S = 0)

M = Negative (S = 1)

- d: Used in instructions employing relative or indexed modes of addressing to designate 8-bit signed 2's complement displacement.
- kk: Subset of cc condition codes used in conjunction with conditional relative jumps; may be NZ, Z, NC or C.
- m1: Used in instructions employing register indirect or indexed modes of addressing; may be (HL), (IX + d) or (IY + d).
- m2: Used in instructions employing register indirect or direct modes of addressing; may be (BC), (DE), or (nn).
- n: Any 8-bit binary number.
- nn: Any 16-bit binary number.
- pp: Used in 16-bit arithmetic instructions employing register modes of addressing; may be BC, DE, SP, or register designated as destination operand.
- qq: Used in instructions employing register modes of addressing; may be BC, DE, HL, AF, IX, or IY.
- r: Used in instructions employing register mode of addressing; may be A, B, C, D, E, H, or L.
- rr: Used in instructions employing register mode of addressing; may be BC, DE, HL, SP, IX, or IY.

- ss: Used in instructions employing register mode of addressing; may be HL, IX, or IY.
- T: Used to restart instructions employing modified page zero addressing mode; may take on hex values of 0, 8, 10, 18, 20, 28, 30, or 38.
- X_L: Subscript L indicates the high order byte of a 16-bit register.
- X_H: Subscript H indicates the high-order byte of a 16-bit register.
- (): Parentheses indicate the contents are considered a pointer to a memory or I/O location.

8-BIT LOADS

REGISTER TO REGISTER

Mnemonic	Description	Operation
$LD r_a, r_s$	Load register r _d with r _s	$r_d \leftarrow r_s$
LD A.I	Load ACC with register	A←I
LD I. A	Load register I with ACC	I⊷A
LD A, r	Load AČC with register R	A←r
LD r, A	Load register R with ACC	r⊷A
LD r, n	Load register r with immediate data n	r←n

REGISTER TO MEMORY

Mnemonic LD m1, r	Description Load memory from	Operation m1←r
LD, m2, A	register r Load memory from ACC	m2←A
LD m1, n	Load memory with	m1←n

MEMORY TO REGISTER

Mnemonic	Description	Operation
LD r, m1	Load register r from	r←m1
LD A, m2	memory Load ACC from memory	A←m2

16-BIT LO	ADS		NEG	Negate ACC (2's	A0-A
REGISTER	TO REGISTER		CCF	complement) Complement carry flag	CY←CY CY←1
Mnemonic	Description	Operation	SCF	Set carry flag	O1←1
LD rr, nn	Load register rr with	rr←nn	IMMEDIATE	ADDRESSING MODE ARIT	HMETIC
LD SP, ss	immediate data nn Load SP register	SP←ss	Mnemonic	Description	Operation
	with register ss		ADD A, n ADC A, n	Add number n to ACC Add with carry number n	A←A + n A←A + n + CY
REGISTER	TO MEMORY		SUB n	to ACC Subtract number n	A⊷A-n
Mnemonic	Description	Operation	SBC A, n	from ACC Subtract with carry	A←A-n-CY
LD (nn), rr	Load memory location nn with 16 bit register rr	(nn)←rr _L (nn + 1)←rr _H	AND n	number n from ACC AND number n with ACC	A←A ∧ n
PUSH qq	Push contents of 16-bit register qq onto	(SP-1)←qq _H (SP-2)←qq _i	OR n XOR n	OR number n with ACC Exclusive OR number n	A⊷A ∨ n A⊷A ∨ n1
	memory stack	SP←SP-2	CP n1	with ACC Compare number n to	A: n1
MEMORY T	O REGISTER			ACC	Z flag \leftarrow 1 if A = n
Mnemonic		Operation			else Z Flag⊷0
LD rr, (nn)	Load 16-bit register rr	rr₁←(nn)	MEMORY	DDDESSED ADITUMETIC	
POP qq	from memory location nn Pop contents of stack	rr _H ←(nn + 1) qq₁←(SP)	MEMORY ADDRESSED ARITHMETIC		
10144	to register qq	qq _H ←(SP + 1) SP←SP + 2	Mnemonic		Operation
		5P4-5P+2	ADD A, m1 ADC A, m1	Add memory to ACC Add with carry memory to ACC	A←A+m1 A←A+m1+CY
8-BIT ARI1	THMETIC		SUB m1	Subtract memory from ACC	A←-A-m1
REGISTER	ADDRESSED ARITHMETIC		SBC A, m1	Subtract with carry memory from ACC	A←A-m1-CY
Mnemonic	Description	Operation	AND m1 OR m1	AND memory with ACC OR memory with ACC	A←A∧m1 A←A∨m1
ADD A, r	Add contents of register r to ACC	A←A+r	XOR m1	Exclusive OR memory with ACC	A⊷A ∨ m1
ADC, A, r	Add with carry contents of register r to ACC	A←A+r+CY	CP m1	Compare memory with ACC	A: m1
SUB r	Subtract contents of register r	A←A-r-r		ACC	Z flag←-1 if A = r
SBC A, r	from ACC Subtract contents of	A←-A-r-CY	INC 1	Increment manage	else Z Flag⊷0
350 A, 1	contents of register r	A-A-1-01	INC m1 DEC m1	Increment memory Decrement memory	m1←m1 + 1 m1←m1−1
AND r	Logically AND contents of register r with ACC	A←A ∧ r			
OR r	Logically AND contents of register r with ACC	A←A ∨ r	16-BIT AR	ITHMETIC	
XOR r	Exclusive OR contents of register r with ACC	A⊷A ∨ r	REGISTER	ADDRESSED ARITHMETIC	
CP r	Compare contents of register r to ACC	A:r Z flag←1	Mnemonic	Description	Operation
	- Carlotte	if A = r else	ADD ss, pp	Add 16-bit register pp to 16-bit register ss	ss←ss+pp
INC r	Increment contents of	Z Flagfi0 r⊷r + 1	ADC HL, pp	Add with cary 16-bit register pp to HL	HL←-HL + pp + CY
DECr	register r Decrement contents of	r←r–1	SBC HL, pp	Subtract with carry 16-bit register pp	HL←HL -pp-CY
	register r		INC rr	from HL	• •
DAA	Decimal adjust ACC	(ACC adjust for BCD)	_	Increment 16-bit register rr	rr←-rr + 1
CPL	Complement ACC (1's complement)	A←A	DEC rr	Decrement 16-bit register rr	rr←rr–1

BIT SET, RE	SET, AND TEST		LDD	Move data from memory location (HL) to memory	(DE)←(HL) (DE)←(HL)
REGISTER				location (HL) to memory location (DE), and decre-	DE←DE-1 HL←HL-1 BC←HL-1
Mnemonic	Description	Operation		ment memory pointer and byte counter BC.	A-(HL)
RES b. r	Set bit in register r Reset bit in register r Test bit in register r	$r_b \leftarrow 1$ $r_b \leftarrow 0$ $Z \leftarrow r_b$	CPI	Compare data in memory location (HL) to ACC, increment memory pointer and decrement byte counter BC.	HL←HL+1 BC←BC−1
MEMORY			CPD	Compare data in memory location (HL) to ACC	A-(HL) HL←HL-1 BC←BC-1
Mnemonic	Description	Operation		and decrement memory pointer and byte counter	BC←BC-1
Set b, m1	Set bit in memory location m1	m1b←1		BC.	
RES b, m1	Reset bit b in memory location m1	m1b⊷0		PERATIONS	Operation
BIT b, m1	Test bit b in memory location m1	Z←m1b	Mnemonio	·	- •
EXCHANG			LDIR	Move data from memory location (HL) to memory location (DE), increment memory pointers, decrement byte counter BC, until BC = 0	(DE)←(HL) DE←DE + 1 HL←HL + 1 BC←BC-1 Repeat until BC = 0
REGISTER/	REGISTER		LDDR	Move data from memory location (HL) to memory	(DE)⊷(HL) DE←DE-1 HL←HL-1
Mnemonic	Description	Operation		location (DE), decrement memory pointers and byte counter BC, repeat	BC←BC-1 Repeat until
EX DE, HL	Exchange contents of DE and HL register	DE↔HL	ODID	until BC = 0 Compare data in memory	BC = 0 A-(HL)
EX AF, AF1	Exchange contents of A and F registers with A1 and F1 registers	AF↔AF′	CPIR	location (HL) to ACC, increment memory	HL←HL+1 BC←BC-1 Repeat until
EXX	Exchange contents of BC, DE and HL registers with corresponding alternate registers	BC↔BC′ DE↔DE′ HL↔HL′	CPDR	pointer, decrement byte counter BC, repeat until BC = 0 or (HL) = A Compare data in memory location (HL) to ACC, decrement memory pointer and byte counter	BC = 0 or (HL) = A A-(HL) HL←-HL-1 BC←-BC-1 Repeat until
REGISTER	MEMORY			BC, repeat until BC = 0 or (HL) = A	BC = 0 or (HL) = A
Mnemonic	Description	Operation		((IE) = ()	V - /

(SP)↔ss_L

(SP + 1)↔SS_H

MEMORY BLOCK MOVES AND SEARCHES

with 16-bit register ss

EX (SP), ss Exchange top of stack

Block move and search instructions (such as LDIR and INIR) Insert a dummy instruction fetch after each cycle to keep refresh going.

SINGLE OPERATIONS

Mnemonic	Description	Operation
LDI	Move data from memory location (HL) to memory location (DE), increment memory pointers, and decrement byte counter BC.	(DE)←(HL) DE←DE + 1 HL←HL + 1 BC←BC-1


INPUT/OUTPUT

Due to the multiplexed bus structure, the MPU800 handles the address bus differently than the Z80 during input and output instructions. The MPU800 duplicates the port address on the upper and lower halves of the address.

Mnemonic	Description	Operation
IN A, (n)	Input from I/O device at address n to ACC	A←(n)
OUT (n), A	Output to I/O device at address n from ACC	(n)←A
1N r, (C)	Input from I/O device at address (C) to register	r←(C)
OUT (C), r	Output to I/O device at address (C) from register	(C)←r
INI	Input from I/O device at address (C) to memory location (HL), increment pointer, and decrement B counter	(HL)←(C) HL←HL + 1 B←B−1

Mnemonic	Description	Operation	PROGRAM	M CONTROL	
OUTI	Output to I/O at address	(C)←(HL)	JUMPS		
	(C) from memory location (HL), increment pointer, and decrement B counter	HL←HL + 1 B←B−1	Mnemonic	Description	Operation
IND	Input from I/O device at address (C) to memory	(HL)←(C) HL←HL-1	JP nn	Unconditional jump direct to nn	PC←nn
	location (HL) and decre- ment pointer, and B	B←B-1	JP (ss)	Unconditional jump indirect via ss register	PC←ss
OUTD	counter Output to I/O device at	(C)←(HL)	JP cc, nn	Conditionally jump direct to nn if cc is true	If cc true, PC⊷nn, else
	location (HL) and decre-	HL←HL-1 B←B-1	JR d	Unconditional jump to PC + d	continue PC←PC+d
INIR	B counter	(HL)←C	JR kk, d	Conditionally jump PC + d if kk is true	if kk true, PC←PC+d
IIVII V	at address (C) to memory location (HL), increment pointer, decrement B counter, and repeat	HL←HL+1 B←B-1 Repeat until B=0	DJNZ, d	Decrement B register and jump to PC + d if B ≠ 0, otherwise continue	B←B−1 if B = 0 PC←PC + d
OUTIR	until B = 0	(C)←(HL)	CALLS		
001	address (C) from memory location (HL), increment	HL←HL+1 B←B-1	Mnemonic	Description	Operation
	pointer, decrement B counter, and repeat until B = 0	Repeat until B = 0	CALL nn	Unconditional call to subroutine at location nn	(SP-1)←PC _H (SP-2)←PC _L PC←nn
INDR	Input from I/0 device at address (C) to memory location (HL), decrement pointer and B counter, and repeat until B = 0	(HL)←(C) HL←HL-1 B←B-1 Repeat until B=0	CALL cc, nn	Conditional call to subroutine at location nn if cc true	if cc true, (SP-1)←PC _H (SP-2)←PC _L PC←nn, else continue
OUTDR	address (C) from mem- ory location (HL), decre-	(C)←(HL) HL←HL−1 B←B−1	RETURNS		
	counter, and repeat until	Repeat until B = 0	Mnemonic	Description	Operation
	B = 0		RET	Unconditional return from subroutine	PC _L ←(SP) PC _H ←(SP + 1)
	Output to I/O device at address (C) from memory location (HL) and decrement pointer B counter Output to I/O device at at address (C) to memory location (HL), increment pointer, decrement B counter, and repeat until B = 0 R Output to I/O device at address (C) from memory location (HL), increment pointer, decrement B counter, and repeat until B = 0 Input from I/O device at address (C) to memory location (HL), decrement pointer and B counter, and repeat until B = 0 OR Output to I/O device at address (C) from memory location (HL), decrement pointer and B counter, and repeat until B = 0 OR Output to I/O device at address (C) from memory location (HL), decrement pointer and B counter, and repeat until B = 0 CONTROL Description No operation		RET cc	Conditional return from subroutine	If cc true: PC _L ←(SP) PC _H ←(SP+1)
CPU CONT			RETI	Return from interrupt	else continue PC _L ←(SP) PC _H ←(SP + 1)
Mnemonic	Description Operation		RETN	Return from non- maskable interrupt	PC _L ←(SP) PC _H ←(SP + 1)
NOP HALT* DI EI	No operation Halt processor Disable Interrupts	Operation			Restore interrupt enable status
IM 0 IM 1			RESTARTS	;	
IM 2			Mnemonic	Description	Operation
	n locks CPU into an engless cycle o eset or interrupted. Therefore dynan		RST T	Interrupt to location T	(SP-1)←PC _H (SP-2)←PC _L PC←T

continues to run.



ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	$0.3V$ to $V_{cc} + 0.3V$
Maximum V _{CC}	
Power Dissipation	1 W
Lead Temperature (Soldering, 10 seconds)	300°C

DC ELECTRICAL CHARACTERISTICS $T_A = 0$ °C to \pm 70 °C, $V_{CC} = 5$ V \pm 10%, GND = 0V, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{IH}	Logical 1 Input Voltage		0.7 V _{cc}		V _{cc}	ν
V _{IL}	Logical 0 Input Voltage		0		0.2 V _{CC}	ν
V _{HY}	Hysteresis at RESET IN input	$V_{CC} = 5V$	0.25	0.5		٧
V _{OH1}	Logical 1 Output Voltage	$I_{our} = -1.0 \text{ mA}$	2.4			٧
V _{OH2}	Logical 1 Output Voltage	$I_{OUT} = -10 \mu A$	V _{cc} 05			V
V _{OL1}	Logical 0 Output Voltage	I _{OL} = 2 mA	0		0.4	٧
V _{OL2}	Logical 0 Output Voltage	Ι _{ουτ} = 10 μΑ	0		0.1	V
I _{IL}	Input Leakage Current	$0 \le V_{IN} \le V_{CC}$	-10.0		10.0	μΑ
l _{OL}	Output Leakage Current	$0 \le V_{IN} \le V_{CC}$	-10.0		10.0	μА
I _{CCA}	Active Supply Current	$I_{OUT} = 0$, $f_{(XIN)} = 5$ MHz		10	15	mA
ICEA	Active Supply Current	$l_{OUT} = 0, f_{(XIN)} = 8 \text{ MHz}$		15	21	mA
Icco	Quiescent Current	$f_{(X N)} = 0 \text{ MHz}$		2	4	mA
I _{CPS}	Power-Save Current	$f_{(XIN)} = 5.0 \text{ MHz}$		5		mA
Cin	Input Capacitance			6	10	pF
Соит	Output Capacitance			8	12	ρF
V _{cc}	Power Supply Voltage	Note 2	2.4	5	6	V


Note 1: Absolute Maximum Ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC Electrical Characteristics.

Note 2: CPU operation at lower voltages will reduce the maximum operating speed. DC and AC electrical characteristics at voltages other than 5V ± 10% are forthcoming.

Preliminary (not tested)

Max CPU Speed*	MPU800-1	MPU800	MPU800-4	Units
@2.4V		500	500	kHz
@ 3.0V		1	1	MHz

^{*}Speed of CPU is expressed in clock speed, not crystal speed.



AC ELECTRICAL CHARACTERISTICS $V_{CC} = 5V \pm 10\%$, GND = OV

	_	MPU800-1		MPU800		MPU800-4			Contraction of the Contraction o
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	18 miles
t _x	Period at XIN and XOUT Pins	500	31250	200	31250	125	31250	ns	College /
Т	Period at Clock Output (= 2 t _x)	1000	62500	400	62500	250	62500	ns	

AC ELECTRICAL CHARACTERISTICS (Continued) $V_{\rm CC}$ = 5V \pm 10%, GND = OV

		MPU800-1		MPL	J800	MPU	800-4		Neton
Symbol	Parameter	Min	Мах	Min	Max	Min	Max	Units	Notes
	T I WOUT		31250		31250		31250	ns	
x	Period at XIN and XOUT Pins								
r	Period at Clock Output (= 2 t _x)	1000	62500	400	62500	250	62500	ļ	1006 0006 of
R	Clock Rise Time		110		110		75	ns	Measured from 10%-90% of signal
F	Clock Fall Time		60		60		40	ns	Measured from 10%-90% of signal
l	Clock Low Time	490		190		95		ns	50% duty cycle, square wave input on XIN
н	Clock High Time	450		150		80		ns	50% duty cycle, square wave input on XIN
t _{ACC (RD)}	ALE to Valid Data		1375		500		300	ns	Add t for each WAIT STATE Add t/2 for memory read cycle
t _{afr}	AD(0-7) Float after RD Falling		0		0		0	ns	
t _{BABE}	BACK Rising to Bus Enable		1000		400		250	ns	
	BACK Falling to Bus Float		50		50		50	ns	
t _{BABF} t _{BACL}	BACK Falling to CLK	425	- 50	125	+	55		ns	
	Falling BREQ Hold Time	0)	0		ns	
t _{BRH}	BREQ Set-Up Time	100		50		35		ns	
t _{ers} t _{caf}	Clock Falling to ALE	0			-	+		ns	
t _{CAR}	Clock Rising to ALE Rising	0	100	(100	C	75	ns	
t _{DAI}	ALE Falling to INTA	530		230)	100)	ns	
t	ALE Falling to RD Falling	525	575	225	250	125	160	ns	
t _{DAR}	ALE Falling to WR Falling	990	+	390	410	220	250	ns	
t _{DAW} t _{D(BACK)1}	ALE Falling to BACK Falling	2500		1000	D	600)	ns	Add t for each WAIT state Add t for opcode fetch cycles
t _{D(BACK)2}	BREQ Rising to BACK Rising	500	1600	200	700	125	5 475	ns	
t _{D(I)}	ALE Falling to INTR, NMI, RSTA-C, PS, BREQ Inputs Valid		1375	,	475		250) ns	Add t for each WAIT state Add t for opcode fetch cycles
t _{DPA}	Rising PS to Falling ALE	500	1550	20	0 650	125	5 475	ns	See Figure 12 also
t _{D(RFSH)}	Falling ALE to Falling	1500		60	0	325	5	ns	Add t for each WAIT state
t _{D(WAIT)}	ALE Falling to WAIT input Valid		550)	250)	125	ns	
t _{H(ADH)1}	A(8-15) Holt Time During Opcode Fetch	()		0		0	ns	
t _{H(ADH)2}	A(8-15) Hold Time During Memory or IO, RD and WF	400)	10	0	60	0	ns	
t _{H(ADL)}	AD(0-7) Hold Time	400		10	0	50	0	ns	
t _{H(WD)}	Write Data Hold Time	400		10	0	5	0	ns	
	Interrupt Hold Time	(0		0	ns	
t	Interrupt Set-Up Time	100		5	0	3	5	ns	
tins	Width of NMI Input	50		+	0	2	0	ns	
t _{NMI}	Data Hold after Read	+) -		0	-	0	ns	
t _{RDH}	RFSH Rising to ALE Rising		-100		-10)	-70	0 ns	Negative number means ALL occurs first

AC ELECTRICAL CHARACTERISTICS (Continued) $V_{CC} = 5V \pm 10\%$, GND = OV

	_	MPU	B00-1	MPL	J 80 0	MPU800-4				
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	Notes	
t _{RL(MR)}	RD Rising to ALE Rising (Memory Read)	450		150		85		ns		
t _{RL(OP)}	RD Rising to ALE Rising Opcode		-75		-65		-55	ns		
T _{S(AD)}	AD(0-7) Set-Up Time	300		80		40		ns		
t _{S(ALE)}	A98-15), SO, Sł, IO/M Set-Up Time	350		100		50		ns		
t _{S(WD)}	Write Data Set-Up Time	385		85		50		ns		
t _{w(ALE)}	ALE Width	430		130		75		ns		
t _{wH}	WAIT Hold Time	0		0		0		ns		
t _{w(i)}	Width of INTR, RSTA-C, PS, BREQ	500		200		125		ns		
t _{w(INTA)}	INTA Strobe Width	1000		400		200		ns	Add two t states for first INTA of each interrupt response string Add t for each WAIT state	
t _{wL}	WR Rising to ALE Rising	450		150		90		ns		
t _{W(RD)}	Read Strobe Width During Opcode Fetch	1000		400		225		ns	Add t for each WAIT State Add t/2 for Memory Read Cycles	
t _{w(RFSH)}	Refresh Strobe Width	1925		725		400		ns		
t _{ws}	WAIT Set-Up Time	100		50		35		ns		
t _{w(walt)} t _{w(walt)}	WAIT Input Width Write Strobe Width	550 1000		250 400		175 220		ns ns	Add t for each WAIT state	
t _{XCF}	XIN to Clock Falling	25	55	25	55	25	55	ns	7.00 Clor Cuoti Will State	
t _{xca}	XIN to Clock Rising	45	75	45	75	45	75	ns		

Note 1: Test conditions: t = 1000 ns for MPU800-1, 400 ns for MPU800, 250 ns for MPU800-4.


Note 2: Output timings are measured with a purely capacitive load of 150 pF. The following correction factor can be used for other loads: $150 \text{ pF} < C_c \leqslant 300 \text{ pF}: +0.25 \text{ ns/pF}$ $50 \text{ pF} < C_c \leqslant 150 \text{ pF}: -0.15 \text{ ns/pF}$

Symbol	1/T < 2.5 MHz	2.5 MHz < 1/T < 4.0 MHz		Symbol	1/T < 2.5 MHz	2.5 MHz < 1/T < 4.0 MHz	
t_	(1/2)T-10	(1/2)T-30	min	T _{D(RFSH)}	(3/2 + N)T	(3/2 + N)T-50	Min
t _H	(1/2)T-50	(1/2)T-45	Min	t _{D(WAIT)}	(1/2)T + 50	(1/2)T	Max
t _{ACC(RD)}	(1 + N)T + 100	(1 + N)T + 50	Max	t _{(ADH)2}	(1/2)T-100	(1/2)T-65	Min
t _{BABE}	T	T	Max		(1/2)T-100	(1/2)T-6	Min
t _{BACL}	(1/2)T-75	(1/2)T-70	Min	t _{H(ADL)}	(1/2)T-100	(1/2)T-50	Min
t _{DAI}	(1/2)T + 30	(1/2)T-25	Min	t _{RL(MR)}	(1/2)T-50	(1/2)T-40	Min
t _{dari}	(1/2)T + 25	(1/2)T	Min	t _{S(AD)}	(1/2)T-120	(1/2)T-85	Min
t _{DAR}	(1/2)T + 50	(1/2)T + 35	Max		(1/2)T-100	(1/2)T-75	Min
t _{DAW}	T-10	T-30	Min	t _{S(WD)}	(1/2)T-115	(1/2)T-75	Min
t _{DAW}	T + 10	Т			(1/2)T-70	(1/2)T-50	Min
t _{D(BACK)1}	(5/2 + N)T	(5/2 + N)T-25	Min	tw(INTA)	(1 + N)T	(1 + N)T-50	Min
t _{D(BACK)2}	(1/2)T	(1/2)T	Min	t _{wL}	(1/2)T-50	(1/2)T-35	Min
t _{D(BACK)2}	(3/2)T + 100	(3/2)T + 100	Мах		(1 + N)T	(1 + N)T-25	Min
t _{D(I)}	(3/2 + N)T-125	(3/2 + N)T-125	Мах	t _{w(RFSH)}	2T-75	2T-100	Min
t _{DPA}	(1/2)T	(1/2)T		t _{w(WR)}	(1 + N)T	(1 + N)T-30	Min
t _{DPA}	(3/2)T + 50	(3/2)T + 100	Max				

Note: N is equal to number of WAIT states.

TIMING REFERENCE

interrupt -- Power-Save Cycle




Note 1: This t state is the last t state of the last M cycle of any instruction.

Note 2: Response to INTR input.


Note 3: Response to PS input.

Bus Acknowledge Cycle




^{*}Waveform not drawn to proportion. Use only for specifying test points

AC Testing Input/Output Waveform AC Testing Load Circuit O 7 Vcc TEST D 7 Vcc O 2 Vcc POINTS D 2 Vcc UNDER TEST CL = 150 pF



MICROCOMPUTER FAMILY BLOCK DIAGRAM





Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications, consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of SMC or others. SMC reserves the right to make changes at any time in order to improve design and supply the best product possible.