

STL15N60M2-EP

N-channel 600 V, 0.389 Ω typ., 7 A MDmesh™ M2 EP Power MOSFET in a PowerFLAT™ 5x6 HV package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

	Order code	V _{DS} @ T _{Jmax}	R _{DS(on)} max.	I _D	P _{TOT}
Ī	STL15N60M2-EP	650 V	0.418 Ω	7 A	55 W

- Extremely low gate charge
- Excellent output capacitance (C_{OSS}) profile
- Very low turn-off switching losses
- 100% avalanche tested
- Zener-protected

Applications

- Switching applications
- Tailored for very high frequency converters (f > 150 kHz)

Description

This device is an N-channel Power MOSFET developed using MDmesh™ M2 EP enhanced performance technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics with very low turn-off switching losses, rendering it suitable for the most demanding very high frequency converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STL15N60M2-EP	15N60M2EP	PowerFLAT™ 5x6 HV	Tape and reel

Contents STL15N60M2-EP

Contents

1	Electric	eal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	PowerFLAT™ 5x6 HV package information	11
	4.2	PowerFLAT™ 5x6 packing information	13
5	Revisio	on history	15

STL15N60M2-EP Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	±25	V
	Drain current (continuous) at T _{case} = 25 °C	7	۸
l _D	Drain current (continuous) at T _{case} = 100 °C	4.6	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	28	Α
P _{TOT}	Total dissipation at T _{case} = 25 °C	55	W
I _{AR} ⁽²⁾	Avalanche current, repetitive or not repetitive	1.5	Α
Eas ⁽³⁾	Single pulse avalanche energy	110	mJ
dv/dt ⁽⁴⁾	Peak diode recovery voltage slope	15	V/no
dv/dt ⁽⁵⁾	MOSFET dv/dt ruggedness	50	V/ns
T _{stg}	T _{stg} Storage temperature		°C
T _j	Operating junction temperature	-55 to 150	J

Notes

Table 3: Thermal data

Symbol	Parameter	Value	Unit	
R _{thj-case}	Thermal resistance junction-case	2.27		
R _{thj-amb} ⁽¹⁾	Thermal resistance junction-ambient	59	°C/W	

Notes:

 $^{^{\}left(1\right) }$ Pulse width is limited by safe operating area.

 $^{^{\}left(2\right) }$ Pulse width limited by $T_{jmax}.$

 $^{^{(3)}}$ starting $T_j = 25$ °C, $I_D = I_{AR}, \, V_{DD} = 50 \ V.$

 $^{^{(4)}}$ $I_{SD} \le 7$ A, di/dt=400 A/µs; V_{DS} peak < $V_{(BR)DSS},~V_{DD} = 80\%~V_{(BR)DSS}.$

 $^{^{(5)}}$ V_{DS} \leq 480 V.

 $^{^{(1)}}$ When mounted on a 1-inch² FR-4, 2 Oz copper board.

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 4: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS} \\$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			1	
I _{DSS}		$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{case} = 125 \text{ °C}$			100	μΑ
I_{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±10	μΑ
$V_{\text{GS(th)}}$	Gate threshold voltage	$V_{DS}=V_{GS},I_D=250\;\mu A$	2	3	4	>
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 4.5 A		0.389	0.418	Ω

Table 5: Dynamic

Symbo I	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		1	590	1	
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$	1	30	1	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	1	1.1	1	P.
Coss eq.	Equivalent output capacitance	$V_{DS} = 0$ to 480 V, $V_{GS} = 0$ V	ı	148	ı	pF
R_G	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	7	-	Ω
Qg	Total gate charge	$V_{DD} = 480 \text{ V}, I_{D} = 11 \text{ A},$	1	17	1	
Q_{gs}	Gate-source charge	V _{GS} = 10 V (see <i>Figure 16</i> :	1	3.1	1	nC
Q_gd	Gate-drain charge	"Gate charge test circuit")	-	7.3	-	

Table 6: Switching energy

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	Turn-off energy (from 90% V_{GS} to 0% I_D)	$V_{DD} = 400 \ V, \ I_D = 1.5 \ A, \\ R_G = 4.7 \ \Omega, \ V_{GS} = 10 \ V$	ı	5	ı	μJ
⊏OFF		$V_{DD} = 400 \text{ V}, I_D = 3.5 \text{ A}, \\ R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$	1	5.2		

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 5.5 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see Figure 15: "Switching times test circuit for	1	11	1	
t _r	Rise time		1	10	1	
t _{d(off)}	Turn-off delay time		-	40	-	ns
t _f	Fall time	resistive load" and Figure 20: "Switching time waveform")	-	15	-	

Table 8: Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		1		7	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		28	Α
V _{SD} ⁽²⁾	Forward on voltage	$V_{GS} = 0 \text{ V}, I_{SD} = 7 \text{ A}$	1		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 11 A,	1	280		ns
Q_{rr}	Reverse recovery charge	di/dt = 100 A/ μ s, V _{DD} = 60 V (see <i>Figure 17:</i>	-	2.7		μC
I _{RRM}	Reverse recovery current	"Test circuit for inductive load switching and diode recovery times")	1	19.5		Α
t _{rr}	Reverse recovery time	I _{SD} = 11 A,	-	400		ns
Qrr	Reverse recovery charge	di/dt = 100 A/μs, V _{DD} = 60 V, T _i = 150 °C	1	3.8		μC
I _{RRM}	Reverse recovery current	(see Figure 17: "Test circuit for inductive load switching and diode recovery times")	-	19		А


Notes:


 $^{^{\}left(1\right) }$ Pulse width is limited by safe operating area.


 $^{^{(2)}}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.

2.1 Electrical characteristics (curves)












Figure 9: Output capacitance stored energy

E_{OSS} GIPG150615EQ6FEPLEOS

(µJ)

5

4

3

2

1

0

100

200


300


400


500


V_{DS} (V)

Figure 10: Normalized gate threshold voltage vs temperature V_{GS(th)} (norm.) GIPG150615EQ6FEPLVTH I_D = 250 μA 1.1 1.0 0.9 0.8 0.7 0.6L -75 25 75 125 T_j (°C) -25












STL15N60M2-EP Test circuits


AM01468v1


3 Test circuits











4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

STL15N60M2-EP Package information

4.1 PowerFLAT™ 5x6 HV package information

Figure 21: PowerFLAT™ 5x6 HV package outline





Table 9: PowerFLAT™ 5x6 HV mechanical data

Dim.	mm					
Dilli.	Min.	Тур.	Max.			
Α	0.80		1.00			
A1	0.02		0.05			
A2		0.25				
b	0.30		0.50			
D	5.00	5.20	5.40			
Е	5.95	6.15	6.35			
D2	4.30	4.40	4.50			
E2	3.10	3.20	3.30			
е		1.27				
L	0.50	0.55	0.60			
K	1.90	2.00	2.10			

Figure 22: PowerFLAT™ 5x6 HV recommended footprint (dimensions are in mm)



STL15N60M2-EP Package information

4.2 PowerFLAT™ 5x6 packing information

Figure 23: PowerFLAT™ 5x6 tape outline (dimensions are in mm)





Figure 24: PowerFLAT™ 5x6 package orientation in carrier tape



R25.00

Figure 25: PowerFLAT™ 5x6 reel outline

STL15N60M2-EP Revision history

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
15-Jun-2015	15-Jun-2015 1 Fir	

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

