RT8060A

1.5MHz, 1A High Efficiency Step-Down Converter

General Description

The RT8060A is a current mode, high efficiency PWM step-down DC/DC converter that can support a wide input voltage range from 2.7V to 5.5V, while delivering up to 1A output current. The current mode operation provides fast transient response and eases loop stabilization.

A 1.5MHz frequency operation allows the use of a smaller inductor to meet the space and height limitations handheld applications.

The RT8060A is available in a SOT-23-5 package.

Ordering Information

RT8060A

-Package Type B : SOT-23-5 -Lead Plating System G : Green (Halogen Free and Pb Free)

Note :

Richtek products are :

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

Marking Information

20=DNN

20 = : Product Code DNN : Date Code

Typical Application Circuit



Features

- 2.7V to 5.5V Wide Input Voltage Range
- Adjustable Output Voltage
- 1A Output Current
- Up to 95% Efficiency
- 1.5MHz Fixed Frequency PWM Operation
- Power Good Indicator
- Over Current Protection
- Internal Sort-Start
- No Schottky Diode Required
- Internal Compensation
- RoHS Compliant and Halogen Free

Applications

- Storage Device : HDD/ODD
- Wireless and DSL Modems

Pin Configurations



SOT-23-5

RT8060A



Functional Pin Description

Pin No.	Pin Name	Pin Function			
1	PGOOD	Power Good Indicator.			
2	GND	Ground.			
3	LX	Switch Node.			
4	VIN	Supply Input.			
5	FB	Feedback Input.			

Function Block Diagram



Absolute Maximum Ratings (Note 1)

Supply Input Voltage, VIN	- –0.3V to 6.5V
LX Pin Voltage	-0.3V to (V _{IN} + 0.3V)
Other I/O Pin Voltage	- –0.3V to 6.5V
• Power Dissipation, $P_D @ T_A = 25^{\circ}C$	
SOT-23-5	- 0.4W
Package Thermal Resistance (Note 2)	
SOT-23-5, θ _{JA}	- 250°C/W
Junction Temperature Range	- 150°C
Lead Temperature (Soldering, 10 sec.)	- 260°C
Storage Temperature Range	65°C to 150°C
ESD Susceptibility (Note 3)	
HBM (Human Body Mode)	· 2kV
MM (Machine Mode)	- 200V

Recommended Operating Conditions (Note 4)

•	Supply Input Voltage	2.7V to 5.5V
•	Junction Temperature Range	$-40^\circ C$ to $125^\circ C$
•	Ambient Temperature Range	–40°C to 85°C

Electrical Characteristics

(V_{IN} = 3.6V, T_A = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Quiescent Current	l _Q		-	78	-	μA
Reference Voltage	V _{REF}		0.588	0.6	0.612	V
Under Voltage Lockout	Mana	V _{IN} Rising	2	2.3	2.45	V
Threshold	VUVLO	Hysteresis		0.2		V
Switching Frequency	f _{SW}		1.2	1.5	1.8	MHz
PGOOD Low Threshold		VFB Falling		85		%V _{REF}
PGOOD High Threshold		VFB Rising		90		%V _{REF}
Thermal Shutdown Temperature	T _{SD}			150		°C
Switch On Resistance, High	R _{PFET}	I _{LX} = 0.2A		250		mΩ
Switch On Resistance, Low	R _{NFET}	I _{LX} = 0.2A		200		mΩ
Peak Current Limit	I _{LIM}		1.1	1.5	2	А
Output Voltage Line Regulation		V _{IN} = 2.7V to 5.5V	-	0.1	-	%/V
Output Voltage Load Regulation		0A < I _{LOAD} < 0.6A		1		%/A

RT8060A

- **Note 1.** Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.
- Note 2. θ_{JA} is measured in natural convection at $T_A = 25^{\circ}C$ on a low effective thermal conductivity test board of JEDEC 51-3 thermal measurement standard.
- Note 3. Devices are ESD sensitive. Handling precaution recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.

Typical Operating Characteristics











Reference Voltage vs. Output Current





DS8060A-00 March 2011













Applications Information

The basic RT8060A application circuit is shown in Typical Application Circuit. External component selection is determined by the maximum load current and begins with the selection of the inductor value and operating frequency followed by C_{IN} and C_{OUT} .

Inductor Selection

For a given input and output voltage, the inductor value and operating frequency determine the ripple current. The ripple current ΔI_L increases with higher V_{IN} and decreases with higher inductance.

$$\Delta I_{L} = \left[\frac{V_{OUT}}{f \times L} \right] x \left[1 - \frac{V_{OUT}}{V_{IN}} \right]$$

Having a lower ripple current reduces the ESR losses in the output capacitors and the output voltage ripple. Highest efficiency operation is achieved at low frequency with small ripple current. This, however, requires a large inductor.

A reasonable starting point for selecting the ripple current is $\Delta I_L = 0.4(I_{MAX})$. The largest ripple current occurs at the highest V_{IN} . To guarantee that the ripple current stays below a specified maximum, the inductor value should be chosen according to the following equation :

$$L = \left[\frac{V_{OUT}}{f \times \Delta IL(MAX)}\right] X \left[1 - \frac{V_{OUT}}{V_{IN}(MAX)}\right]$$

A smaller inductor changes its current more quickly for a given voltage drive than a larger inductor, resulting in faster transient response. A larger inductor will reduce output ripple and current ripple, but at the expense of reduced transient performance and a physically larger inductor package size. For this reason, a larger capacitor, C1, will be required for larger inductor sizes.

The input regulator has an instantaneous peak current clamp to prevent the inductor from saturating during transient load or start-up conditions. The clamp is designed so that it does not interfere with normal operation at high loads and reasonable inductor ripple. It is intended to prevent inductor current runaway in case of a shorted output.

The DC winding resistance and AC core losses of the inductor will also affect efficiency, and therefore available output power. These effects are difficult to characterize and vary by application. Some inductors and capacitors that may be suitable for this application are listed in Table below :

Table								
	Length	Width	Height	Inductance	RDC	IDC		
P/N	(mm)	(mm)	(mm)	(μH)	(mΩ)	(A)	Supplier	
	Max.	Max.	Max.	L	Max.	Max.		
VLF5012ST-1R0N2R5	5	4.8	1.2	1	50	3.3		
VLF5014ST-2R2M2R3	5	4.8	1.4	2.2	73	3		
VLF3010A-1	3	2.8	1	2.2	120	1	TDV	
VLF3012A	3	2.8	1.2	2.2	100	1	IDK	
VLS2010E	2.1	2.1	1	2.2	228	1		
VLS2012E	2.1	2.1	1.2	2.2	153	1		
NR6045T1R0N	6	6	4.5	1	19	4.2		
CB2016T2R2M	2.2	1.8	1.8	2.2	130	1	ΤΑΙΥΟ	
NR6020T2R2N	6	6	2	2.2	34	2.7		
NR3015	3	3	1.5	2.2	60	1.48		
LPS4018	3.9	3.9	1.7	3.3	80	2.2	CoilCraft	
D53LC	5	5	3	3.3	34	2.26	Toko	
DB318C	3.8	3.8	1.8	3.3	70	1.55		
WE-TPC Type M1	4.8	4.8	1.8	3.3	65	1.95	Wurth	

RT8060A

RICHTEK

CIN and COUT Selection

The input capacitance, C_{IN} , is needed to filter the trapezoidal current at the source of the top MOSFET. To prevent large ripple voltage, a low ESR input capacitor sized for the maximum RMS current should be used. RMS current is given by :

$$I_{RMS} = I_{OUT(MAX)} \frac{V_{OUT}}{V_{IN}} \times \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

This formula has a maximum at $V_{IN} = 2V_{OUT}$, where $I_{RMS} = I_{OUT}/2$. This simple worst-case condition is commonly used for design because even significant deviations do not result in much difference. Choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design.

The selection of C_{OUT} is determined by the effective series resistance (ESR) that is required to minimize voltage ripple and load step transients, as well as the amount of bulk capacitance that is necessary to ensure that the control loop is stable. Loop stability can be checked by viewing the load transient response as described in a later section. The output ripple, ΔV_{OUT} , is determined by :

$$\Delta V \text{OUT} \leq \Delta I L \ x \left[\text{ESR} + \frac{1}{8 f \text{COUT}} \right]$$

The output ripple is highest at maximum input voltage since ΔI_{L} increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements. Dry tantalum, specialpolymer, aluminum electrolytic and ceramic capacitors are all available in surface mount packages. Special polymer capacitors offer very low ESR but have lower capacitance density than other types. Tantalum capacitors have the highest capacitance density but it is important to only use types that have been surge tested for use in switching power supplies. Aluminum electrolytic capacitors have significantly higher ESR but can be used in cost-sensitive applications provided that consideration is given to ripple current ratings and long term reliability. Ceramic capacitors have excellent low ESR characteristics but can have a high voltage coefficient and audible piezoelectric effects. The high Q of ceramic capacitors with trace inductance can also lead to significant ringing.

Using Ceramic Input and Output Capacitors

Higher value, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. However, care must be taken when these capacitors are used at the input and output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, V_{IN} . At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at V_{IN} large enough to damage the part.

Output Voltage Programming

The resistive voltage divider allows the FB pin to sense a fraction of the output voltage as shown in Figure 1.



Figure 1. Output Voltage Setting

For adjustable voltage mode, the output voltage is set by an external resistive voltage divider according to the following equation :

$$V_{OUT} = V_{REF} \times (1 + \frac{R1}{R2})$$

where V_{REF} is the internal reference voltage (0.6V typ.)

Checking Transient Response

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs, V_{OUT} immediately shifts by an amount equal to ΔI_{LOAD} (ESR), where ESR is the effective series resistance of C_{OUT} . ΔI_{LOAD} also begins to charge or discharge C_{OUT} , generating a feedback error signal used by the regulator to return V_{OUT} to its steady-state value. During this recovery time, V_{OUT} can be monitored for overshoot or ringing that would indicate a stability problem.

RT8060A

PGOOD Output

PGOOD is an open-drain output that indicates whether the output voltage is ready or not. PGOOD is typically pulled up to 3.3V or tied with VIN. PGOOD is in high impedance when the voltage on FB pin exceeds the rising threshold 90% of V_{REF} 0.6V (typ). PGOOD is in low impedance when the voltage on FB pin falls below the falling threshold 85% of V_{REF} .

If the voltage detector feature is not required, connect PGOOD to ground.



Figure 2. V_{FB} and PGOOD Comparator Waveform

Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :

$\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = (\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}) / \theta_{\mathsf{J}\mathsf{A}}$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance.

For recommended operating condition specifications of the RT8060A, the maximum junction temperature is 125°C and T_A is the ambient temperature. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. For SOT-23-5 packages, the thermal resistance, θ_{JA} , is 250°C/W on a standard JEDEC 51-3 single-layer thermal test board. The maximum power dissipation at T_A = 25°C can be calculated by the following formula :

 $P_{D(MAX)}$ = (125°C - 25°C) / (250°C/W) = 0.4W for SOT-23-5 package

The maximum power dissipation depends on the operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance, θ_{JA} . For the RT8060A package, the derating curve in Figure 3 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.



Figure 3. Derating Curves for RT8060A Package



Outline Dimension



Symbol	Dimensions	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
А	0.889	1.295	0.035	0.051	
A1	0.000	0.152	0.000	0.006	
В	1.397	1.803	0.055	0.071	
b	0.356	0.559	0.014	0.022	
С	2.591	2.997	0.102	0.118	
D	2.692	3.099	0.106	0.122	
е	0.838	1.041	0.033	0.041	
Н	0.080	0.254	0.003	0.010	
L	0.300	0.610	0.012	0.024	

SOT-23-5 Surface Mount Package

Richtek Technology Corporation

Headquarter 5F, No. 20, Taiyuen Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789 Fax: (8863)5526611

Richtek Technology Corporation

Taipei Office (Marketing) 5F, No. 95, Minchiuan Road, Hsintien City Taipei County, Taiwan, R.O.C. Tel: (8862)86672399 Fax: (8862)86672377 Email: marketing@richtek.com

Information that is provided by Richtek Technology Corporation is believed to be accurate and reliable. Richtek reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be guaranteed by users when integrating Richtek products into any application. No legal responsibility for any said applications is assumed by Richtek.