

Xilinx University Program Virtex-II Pro Development System

Hardware Reference Manual

UG069 (v1.0) March 8, 2005





"Xilinx" and the Xilinx logo shown above are registered trademarks of Xilinx, Inc. Any rights not expressly granted herein are reserved. CoolRunner, RocketChips, Rocket IP, Spartan, StateBENCH, StateCAD, Virtex, XACT, XC2064, XC3090, XC4005, and XC5210 are registered trademarks of Xilinx, Inc.



The shadow X shown above is a trademark of Xilinx, Inc.

ACE Controller, ACE Flash, A.K.A. Speed, Alliance Series, AllianceCORE, Bencher, ChipScope, Configurable Logic Cell, CORE Generator, CoreLINX, Dual Block, EZTag, Fast CLK, Fast CONNECT, Fast FLASH, FastMap, Fast Zero Power, Foundation, Gigabit Speeds...and Beyond!, HardWire, HDL Bencher, IRL, J Drive, JBits, LCA, LogiBLOX, Logic Cell, LogiCORE, LogicProfessor, MicroBlaze, MicroVia, MultiLINX, NanoBlaze, PicoBlaze, PLUSASM, PowerGuide, PowerMaze, QPro, Real-PCI, RocketIO, SelectIO, SelectRAM, SelectRAM+, Silicon Xpresso, Smartguide, Smart-IP, SmartSearch, SMARTswitch, System ACE, Testbench In A Minute, TrueMap, UIM, VectorMaze, VersaBlock, VersaRing, Virtex-II Pro, Virtex-II EasyPath, Wave Table, WebFITTER, WebPACK, WebPOWERED, XABEL, XACT-Floorplanner, XACT-Performance, XACTstep Advanced, XACTstep Foundry, XAM, XAPP, X-BLOX +, XC designated products, XChecker, XDM, XEPLD, Xilinx Foundation Series, Xilinx XDTV, Xinfo, XSI, XtremeDSP and ZERO+ are trademarks of Xilinx, Inc.

The Programmable Logic Company is a service mark of Xilinx, Inc.

All other trademarks are the property of their respective owners.

Xilinx, Inc. does not assume any liability arising out of the application or use of any product described or shown herein; nor does it convey any license under its patents, copyrights, or maskwork rights or any rights of others. Xilinx, Inc. reserves the right to make changes, at any time, in order to improve reliability, function or design and to supply the best product possible. Xilinx, Inc. will not assume responsibility for the use of any circuitry described herein other than circuitry entirely embodied in its products. Xilinx provides any design, code, or information shown or described herein "as is." By providing the design, code, or information as one possible implementation of a feature, application, or standard, Xilinx makes no representation that such implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy of any such implementation, including but not limited to any warranties or representations that the implementation is free from claims of infringement, as well as any implied warranties of merchantability or fitness for a particular purpose. Xilinx, Inc. devices and products are protected under U.S. Patents. Other U.S. and foreign patents pending. Xilinx, Inc. does not represent that devices shown or products described herein are free from patent infringement or from any other third party right. Xilinx, Inc. assumes no obligation to correct any errors contained herein or to advise any user of this text of any correction if such be made. Xilinx, Inc. will not assume any liability for the accuracy or correctness of any engineering or software support or assistance provided to a user.

Xilinx products are not intended for use in life support appliances, devices, or systems. Use of a Xilinx product in such applications without the written consent of the appropriate Xilinx officer is prohibited.

The contents of this manual are owned and copyrighted by Xilinx. Copyright 1994-2005 Xilinx, Inc. All Rights Reserved. Except as stated herein, none of the material may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Any unauthorized use of any material contained in this manual may violate copyright laws, trademark laws, the laws of privacy and publicity, and communications regulations and statutes.

XUP Virtex-II Pro Development System UG069 (v1.0) March 8, 2005

The following table shows the revision history for this document.

	Version	Revision
03/08/05	1.0	Initial Xilinx release. (DRAFT)

Contents

Chapter 1: XUP Virtex-II Pro Development System

Features	13
General Description	14
Block Diagram	14
Board Components	14
Virtex-II Pro FPGA.....	15
Power Supplies and FPGA Configuration	16
Multi-Gigabit Transceivers.....	17
System RAM.....	17
System ACE Compact Flash Controller	17
Fast Ethernet Interface.....	17
Serial Ports	17
User LEDs, Switches, and Push Buttons.....	18
Expansion Connectors	18
XSGA Output	18
AC97 Audio CODEC.....	18
CPU Trace and Debug Port	18
USB 2 Programming Interface	18

Chapter 2: Using the System

Configuring the Power Supplies	19
Configuring the FPGA	20
Clock Generation and Distribution	23
Using the DIMM Module DDR SDRAM	24
Using the XSGA Output	34
Using the AC97 Audio CODEC and Power Amp	39
Using the LEDs and Switches	43
Using the Expansion Headers and Digilent Expansion Connectors	44
Using the CPU Debug Port and CPU Reset	58
Using the Serial Ports	60
Using the Fast Ethernet Network Interface	62
Using System ACE Controllers for Non-Volatile Storage	65
Using the Multi-Gigabit Transceivers	67

Appendix A: Configuring the FPGA from the Embedded USB Configuration Port

Appendix B: Programming the Platform FLASH PROM User Area

Appendix C: Restoring the Golden FPGA Configuration

Appendix D: Using the Golden FPGA Configuration for System Self-Test

Hardware-Based Tests	98
Power Supply and RESET Test	98
Additional Hardware Required	98
Test Procedure	98
Clock, Push Button, DIP Switch, LED, and Audio Amp Test	99
Additional Hardware Required	99
Test Procedure	99
SVGA Gray Scale Test	100
Additional Hardware Required	100
Test Procedure	100
SVGA Color Output Test	100
Additional Hardware Required	100
Test Procedure	100
Silicon Serial Number and PS/2 Serial Port Test	101
Additional Hardware Required	101
Test Procedure	101
Processor-Based Tests	101
Additional Hardware Required	102
MGT Serial ATA Test	102
Additional Hardware Required	102
EMAC Web Server Test	106
Additional Hardware Required	106
EMAC Web Server Test Procedure	106
AC97 Audio Test	109
Additional Hardware Required	109
Digital Passthrough Test Procedure	109
FIFO Loopback Test Procedure	110
Game Sounds Test Procedure	110
System ACE Test	111
System ACE Test Procedure	111
DDR SDRAM Test	112
Additional Hardware Required	112
Test Procedure	112
Expansion Port Test	113
Additional Hardware Required	113
Test Procedure	113

Appendix E: User Constraint Files (UCF)

Appendix F: Links to the Component Data Sheets

FPGA Related Documentation	137
Configuration Sources	137
DDR SDRAM Modules	137
Audio Processing	138
XSGA Video Output	138
Ethernet Networking.....	138
Power Supplies	138

Figures

Chapter 1: XUP Virtex-II Pro Development System

<i>Figure 1-1: XUP Virtex-II Pro Development System Block Diagram</i>	14
<i>Figure 1-2: XUP Virtex-II Pro Development System Board Photo</i>	15
<i>Figure 1-3: I/O Bank Connections to Peripheral Devices</i>	16

Chapter 2: Using the System

<i>Figure 2-1: Typical Switching Power Supply</i>	19
<i>Figure 2-2: MGT Power</i>	20
<i>Figure 2-3: Configuration Data Path</i>	22
<i>Figure 2-4: External Differential Clock Inputs</i>	24
<i>Figure 2-5: Alternate Clock Input Oscillator</i>	24
<i>Figure 2-6: Definition of Start and Stop Conditions</i>	25
<i>Figure 2-7: Acknowledge Response from Receiver</i>	26
<i>Figure 2-8: EEPROM Sequential Read</i>	26
<i>Figure 2-9: EEPROM Write</i>	26
<i>Figure 2-10: Clock Generation for the DDR SDRAM</i>	29
<i>Figure 2-11: XSGA Output</i>	36
<i>Figure 2-12: AC97 Audio CODEC</i>	41
<i>Figure 2-13: Audio Power Amplifier</i>	42
<i>Figure 2-14: Expansion Headers</i>	44
<i>Figure 2-15: CPU Debug Connector Pinouts</i>	59
<i>Figure 2-16: RELOAD and CPU RESET Circuit</i>	60
<i>Figure 2-17: RS-232 Serial Port Implementation</i>	61
<i>Figure 2-18: PS/2 Serial Port Implementation</i>	62
<i>Figure 2-19: 10/100 Ethernet Interface Block Diagram</i>	64
<i>Figure 2-20: SMA-based MGT Connections</i>	68
<i>Figure 2-21: 1.5 Gb/s Serial Data Transmission over 0.5 meter of SATA Cable</i>	70
<i>Figure 2-22: 1.5 Gb/s Serial Data Transmission over 1.0 meter of SATA Cable</i>	70

Appendix A: Configuring the FPGA from the Embedded USB Configuration Port

<i>Figure A-1: Device Manager Cable Entry</i>	72
<i>Figure A-2: iMPACT Cable Selection Drop-Down Menu</i>	72
<i>Figure A-3: iMPACT Cable Communication Setup Dialog</i>	73
<i>Figure A-4: Initializing the JTAG Chain</i>	74
<i>Figure A-5: Properly Identified JTAG Configuration Chain</i>	75
<i>Figure A-6: Assigning Configuration Files to Devices in the JTAG Chain</i>	75
<i>Figure A-7: Assigning a Configuration File to the FPGA</i>	76

<i>Figure A-8: Programming the FPGA</i>	76
---	----

Appendix B: Programming the Platform FLASH PROM User Area

<i>Figure B-1: Operation Mode Selection: Prepare Configuration Files</i>	77
<i>Figure B-2: Selecting PROM File</i>	78
<i>Figure B-3: Selecting a PROM with Design Revisioning Enabled</i>	79
<i>Figure B-4: Selecting an XCF32P PROM with Two Revisions</i>	79
<i>Figure B-5: Adding a Device File</i>	80
<i>Figure B-6: Adding the Design File to Revision 0</i>	80
<i>Figure B-7: iMPACT Startup Clock Warning</i>	81
<i>Figure B-8: Adding the Design File to Revision 1</i>	81
<i>Figure B-9: Generating the MCS File</i>	82
<i>Figure B-10: Switching to Configuration Mode</i>	82
<i>Figure B-11: Initializing the JTAG Chain</i>	83
<i>Figure B-12: Assigning the MCS File to the PROM</i>	83
<i>Figure B-13: Programming the PROM</i>	84
<i>Figure B-14: PROM Programming Options</i>	85
<i>Figure B-15: iMPACT PROM Programming Transcript Window</i>	85

Appendix C: Restoring the Golden FPGA Configuration

<i>Figure C-1: Operation Mode Selection: Configure Devices</i>	88
<i>Figure C-2: Selecting Boundary Scan Mode</i>	89
<i>Figure C-3: Boundary Scan Mode Selection: Automatically Connect to the Cable and Identify the JTAG Chain</i>	90
<i>Figure C-4: Assigning New PROM Configuration File</i>	91
<i>Figure C-5: Erasing the Existing PROM Contents</i>	92
<i>Figure C-6: Transcript Window for the Erase Command</i>	92
<i>Figure C-7: Selecting the Program Command</i>	93
<i>Figure C-8: PROM Programming Options</i>	94
<i>Figure C-9: iMPACT PROM Programming Transcript Window</i>	95

Appendix D: Using the Golden FPGA Configuration for System Self-Test

<i>Figure D-1: XUP Virtex-II Pro Development System BIST Block Diagram</i>	97
<i>Figure D-2: Built-In Self-Test Main Menu</i>	102
<i>Figure D-3: Testing the SATA 0 HOST to SATA 1 TARGET Connection</i>	103
<i>Figure D-4: Testing the SATA 2 HOST to SATA 1 TARGET Connection</i>	103
<i>Figure D-5: Selecting the SATA Port Tests</i>	104
<i>Figure D-6: Selecting the Specific SATA Port to Test</i>	104
<i>Figure D-7: Resetting the MGTs</i>	104
<i>Figure D-8: No Link Established Error Message</i>	105
<i>Figure D-9: SATA Test Running</i>	105
<i>Figure D-10: SATA Loopback Test PASSED</i>	106

<i>Figure D-11: Specifying IP Address for XUP Virtex-II Pro Development System</i>	107
<i>Figure D-12: Web Server Running</i>	107
<i>Figure D-13: Web Server Display</i>	108
<i>Figure D-14: Web Server Stopped</i>	108
<i>Figure D-15: Selecting the Specific AC97 Audio Test</i>	109
<i>Figure D-16: Digital Passthrough Test Completion</i>	110
<i>Figure D-17: FIFO Loopback Test Completion</i>	110
<i>Figure D-18: Game Sounds Test Completion</i>	111
<i>Figure D-19: System ACE Test Completion</i>	111
<i>Figure D-20: DDR SDRAM Test Completion</i>	113
<i>Figure D-21: Confirming Start of the Expansion Port Walking Ones Test</i>	114

Appendix E: User Constraint Files (UCF)

Appendix F: Links to the Component Data Sheets

Tables

Chapter 1: XUP Virtex-II Pro Development System

<i>Table 1-1: XC2VP20 and XC2VP30 Device Features</i>	15
---	----

Chapter 2: Using the System

<i>Table 2-1: System Configuration Status LEDs</i>	22
<i>Table 2-2: Clock Connections</i>	23
<i>Table 2-3: SPD EEPROM Contents</i>	27
<i>Table 2-4: Qualified SDRAM Memory Modules</i>	30
<i>Table 2-5: DDR SDRAM Connections</i>	30
<i>Table 2-6: DCM and XSGA Controller Settings for Various XSGA Formats</i>	37
<i>Table 2-7: XSGA Output Connections</i>	38
<i>Table 2-8: AC97 Audio CODEC Connections</i>	43
<i>Table 2-9: User LED and Switch Connections</i>	43
<i>Table 2-10: Top Expansion Header Pinout</i>	45
<i>Table 2-11: Upper Middle Expansion Header Pinout</i>	47
<i>Table 2-12: Lower Middle Expansion Header Pinout</i>	49
<i>Table 2-13: Bottom Expansion Header Pinout</i>	51
<i>Table 2-14: Left Digilent Expansion Connector Pinout</i>	53
<i>Table 2-15: Right Digilent Expansion Connector Pinout</i>	54
<i>Table 2-16: High-Speed Digilent Expansion Connector Pinout</i>	56
<i>Table 2-17: CPU Debug Port Connections and CPU Reset</i>	59
<i>Table 2-18: Keyboard, Mouse, and RS-232 Connections</i>	62
<i>Table 2-19: 10/100 ETHERNET Connections</i>	64
<i>Table 2-20: System ACE Connections</i>	66
<i>Table 2-21: SATA and MGT Signals</i>	68

Appendix A: Configuring the FPGA from the Embedded USB Configuration Port

Appendix B: Programming the Platform FLASH PROM User Area

Appendix C: Restoring the Golden FPGA Configuration

Appendix D: Using the Golden FPGA Configuration for System Self-Test

Appendix E: User Constraint Files (UCF)

Appendix F: Links to the Component Data Sheets

XUP Virtex-II Pro Development System

Features


- Virtex™-II Pro FPGA with PowerPC™ 405 cores
- Up to 2 GB of Double Data Rate (DDR) SDRAM
- System ACE™ controller and Type II CompactFlash™ connector for FPGA configuration and data storage
- Embedded Platform Cable USB configuration port
- High-speed SelectMAP FPGA configuration from Platform Flash In-System Programmable Configuration PROM
- Support for “Golden” and “User” FPGA configuration bitstreams
- On-board 10/100 Ethernet PHY device
- Silicon Serial Number for unique board identification
- RS-232 DB9 serial port
- Two PS-2 serial ports
- Four LEDs connected to Virtex-II Pro I/O pins
- Four switches connected to Virtex-II Pro I/O pins
- Five push buttons connected to Virtex-II Pro I/O pins
- Six expansion connectors joined to 80 Virtex-II Pro I/O pins with over-voltage protection
- High-speed expansion connector joined to 40 Virtex-II Pro I/O pins that can be used differentially or single ended
- AC-97 audio CODEC with audio amplifier and speaker/headphone output and line level output
- Microphone and line level audio input
- On-board XSGA output, up to 1200 x 1600 at 70 Hz refresh
- Three Serial ATA ports, two Host ports and one Target port
- Off-board expansion MGT link, with user-supplied clock
- 100 MHz system clock, 75 MHz SATA clock
- Provision for user-supplied clock
- On-board power supplies
- Power-on reset circuitry
- PowerPC 405 reset circuitry

General Description

The XUP Virtex-II Pro Development System provides an advanced hardware platform that consists of a high performance Virtex-II Pro Platform FPGA surrounded by a comprehensive collection of peripheral components that can be used to create a complex system and to demonstrate the capability of the Virtex-II Pro Platform FPGA.

Block Diagram

Figure 1-1 shows a block diagram of the XUP Virtex-II Pro Development System.



UG069_01_012105

Figure 1-1: XUP Virtex-II Pro Development System Block Diagram

Board Components

This section contains a concise overview of several important components on the XUP Virtex-II Pro Development System (see Figure 1-2). The most recent documentation for the system can be obtained from the XUP Virtex-II Pro Development System support website at: <http://www.xilinx.com/univ/xup2vp.html>




Figure 1-2: XUP Virtex-II Pro Development System Board Photo

Virtex-II Pro FPGA

U1 is a Virtex-II Pro FPGA device packaged in a flip-chip-fine-pitch FF896 BGA package. Two different capacity FPGAs can be used on the XUP Virtex-II Pro Development System with no change in functionality. Table 1-1 lists the Virtex-II Pro device features.


Table 1-1: XC2VP20 and XC2VP30 Device Features

Features	XC2VP20	XC2VP30
Slices	9280	13969
Array Size	56 x 46	80 x 46
Distributed RAM	290 Kb	428 Kb
Multiplier Blocks	88	136

Table 1-1: XC2VP20 and XC2VP30 Device Features (Continued)

Features	XC2VP20	XC2VP30
Block RAMs	1584 Kb	2448 Kb
DCMs	8	8
PowerPC RISC Cores	2	2
Multi-Gigabit Transceivers	8	8

Figure 1-3 identifies the I/O banks that are used to connect the various peripheral devices to the FPGA.



UG069_03_012105

Figure 1-3: I/O Bank Connections to Peripheral Devices

Power Supplies and FPGA Configuration

The XUP Virtex-II Pro Development System is powered from a 5V regulated power supply. On-board switching power supplies generate 3.3V, 2.5V, and 1.5V for the FPGA, and peripheral components and linear regulators power the MGTs.

The board has provisioning for current measurement for all of the FPGA digital power supplies, as well as application of external power if the capacity of the on-board switching power supplies is exceeded.

The XUP Virtex-II Pro Development System provides several methods for the configuration of the Virtex-II Pro FPGA. The configuration data can originate from the internal Platform Flash PROM (two potential configurations), the internal CompactFlash storage media (eight potential configurations), and external configurations delivered from the embedded Platform Cable USB or parallel port interface.

Multi-Gigabit Transceivers

Four of the eight Multi-Gigabit Transceivers (MGTs) that are present in the Virtex-II Pro FPGA are brought out to connectors and can be utilized by the user. Three of the bidirectional MGT channels are terminated at Serial Advanced Technology Attachment (SATA) connectors and the fourth channel terminates at user-supplied Sub-Miniature A (SMA) connectors. The MGT transceivers are equipped with a 75 MHz clock source that is independent for the system clock to support standard SATA communication. An additional MGT clock source is available through a differential user-supplied (SMA) connector pair. Two of the ports with SATA connectors are configured as Host ports and the third SATA port is configured as a Target port to allow for simple board-to-board networking.

System RAM

The XUP Virtex-II Pro Development System has provision for the installation of user-supplied JEDEC-standard 184-pin dual in-line Double Data Rate Synchronous Dynamic RAM memory module. The board supports buffered and unbuffered memory modules with a capacity of 2 GB or less in either 64-bit or 72-bit organizations. The 72-bit organization should be used if ECC error detection and correction is required.

System ACE Compact Flash Controller

The System Advanced Configuration Environment (System ACE™) Controller manages FPGA configuration data. The controller provides an intelligent interface between an FPGA target chain and various supported configuration sources. The controller has several ports: the Compact Flash port, the Configuration JTAG port, the Microprocessor (MPU) port and the Test JTAG port. The XUP Virtex-II Pro Development System supports a single System ACE Controller. The Configuration JTAG ports connect to the FPGA and front expansion connectors. The Test JTAG port connects to the JTAG port header and USB2 interface CPLD, and the MPU ports connect directly to the FPGA.

Fast Ethernet Interface

The XUP Virtex-II Pro Development System provides an IEEE-compliant Fast Ethernet transceiver that supports both 100BASE-TX and 10BASE-T applications. It supports full duplex operation at 10 Mb/s and 100 Mb/s, with auto-negotiation and parallel detection. The PHY provides a Media Independent Interface (MII) for attachment to the 10/100 Media Access Controller (MAC) implemented in the FPGA. Each board is equipped with a Silicon Serial Number that uniquely identifies each board with a 48-bit serial number. This serial number is retrieved using “1-Wire” protocol. This serial number can be used as the system MAC address.

Serial Ports

The XUP Virtex-II Pro Development System provides three serial ports: a single RS-232 port and two PS/2 ports. The RS-232 port is configured as a DCE with hardware handshake using a standard DB-9 serial connector. This connector is typically used for communications with a host computer using a standard 9-pin serial cable connected to a COM port. The two PS/2 ports could be used to attach a keyboard and mouse to the XUP Virtex-II Pro Development System. All of the serial ports are equipped with level-shifting circuits, because the Virtex-II Pro FPGAs cannot interface directly to the voltage levels required by RS-232 or PS/2.

User LEDs, Switches, and Push Buttons

A total of four LEDs are provided for user-defined purposes. When the FPGA drives a logic 0, the corresponding LED turns on. A single four-position DIP switch and five push buttons are provided for user input. If the DIP switch is *up*, *closed*, or *on*, or the push button is pressed, a logic 0 is seen by the FPGA, otherwise a logic 1 is indicated.

Expansion Connectors

A total of 80 Virtex-II Pro I/O pins are brought out to four user-supplied 60-pin headers and two 40-pin right angle connectors for user-defined use. The 60-pin headers are designed to accept ribbon-cable connectors, with every second signal a ground for signal integrity. Some of these signals are shared with the front-mounted right-angle connectors. The front-mounted connectors support Digilent expansion modules. In addition, a high-speed connector is provided to support Digilent high-speed expansion modules. This connector provides 40 single-ended or differential I/O signals in addition to three clocks. Consult the Digilent website at www.digilentinc.com for a list of expansion boards that are compatible with the XUP Virtex-II Pro Development System.

XSGA Output

The XUP Virtex-II Pro Development System includes a video DAC and 15-pin high-density D-sub connector to support XSGA output. The video DAC can operate with a pixel clock of up to 180 MHz. This allows for a VESA-compatible output of 1280 x 1024 at 75 Hz refresh and a maximum resolution of 1600 x 1200 at 70 Hz refresh.

AC97 Audio CODEC

An audio CODEC and stereo power amplifier are included on the XUP Virtex-II Pro Development System to provide a high-quality audio path and provide all of the analog functionality in a PC audio system. It features a full-duplex stereo ADC and DAC, with an analog mixer, combining the line-level inputs, microphone input, and PCM data.

CPU Trace and Debug Port

The FPGA is equipped with a CPU debugging interface and a 16-pin header. This connector can be used in conjunction with third party tools, the Xilinx Parallel Cable IV, or the Xilinx Platform Cable USB to debug software as it runs on either PowerPC 405 processor core.

ChipScope Pro™ can also be used to perform real-time debug and verification of the FPGA design. ChipScope Pro inserts logic analyzer, bus analyzer, and Virtual I/O low-profile software cores into the FPGA design. These cores allow the designer to view all the internal signals and nodes within the FPGA including the Processor Local Bus (PLB) or On-Chip Peripheral Bus (OPB) supporting the PowerPC 405 cores. Signals are captured and brought out through the embedded Platform Cable USB programming interface for analysis using the ChipScope Pro Logic Analyzer tool.

USB 2 Programming Interface

The XUP Virtex-II Pro Development System includes an embedded USB 2.0 microcontroller capable of communications with either high-speed (480 Mb/s) or full-speed (12 Mb/s) USB hosts. This interface is used for programming or configuring the Virtex-II Pro FPGA in Boundary-Scan (IEEE 1149.1/IEEE 1532) mode. Target clock speeds are selectable from 750 kHz to 24 MHz. The USB 2.0 microcontroller attaches to a desktop or laptop PC with an off-the-shelf high-speed A-B USB cable.

Using the System

Configuring the Power Supplies

The XUP Virtex-II Pro Development System supports the independent creation of the power supplies for the core voltage of 1.5V (FPGA_VINT), 2.5V general-purpose power, I/O and/or VCCAUX supplies (VCC2V5), and 3.3V I/O and general-purpose power (VCC3V3). These voltages are created by synchronous buck-switching regulators derived from the 4.5V-5.5V power input provided at the center-positive barrel-jack power input (J26) or the terminal block pair (J34-J35). Each of these supplies can be disabled through the insertion of jumpers (JP2, JP4, and JP6), and the external application of power from the terminal blocks (J28-J33). If external power is supplied, the associated internal power supply *must* be disabled (through the insertion of JP6, JP2, or JP4) and the associated on-board power delivery jumpers (JP5, JP1, or JP3) must be removed. The power consumption from each of the on-board power supplies can be monitored through the removal of JP5, JP1, or JP3 and the insertion of a current monitor. If any of the power supplies are outside the recommended tolerance, internally or externally provided, the system enters a RESET state indicated by the illumination of the RESET_PS_ERROR LED (D6) and the assertion of the RESET_Z signal. A typical switching power supply is shown in Figure 2-1.




Figure 2-1: Typical Switching Power Supply

ug069_04_021505

Because of the analog nature of the MGTs, the power for those elements are created by low noise, low dropout linear regulators. Figure 2-2 shows the power supply for the MGTs.




Figure 2-2: MGT Power

Configuring the FPGA

At power up, or when the RESET_RELOAD push button (SW1) is pressed for longer than 2 seconds, the FPGA begins to configure. The two configuration methods supported, JTAG and master SelectMAP, are determined by the CONFIG SOURCE switch, the most significant switch (left side) of SW9.

If the CONFIG SOURCE switch is *closed, on, or up*, a high-speed SelectMap byte-wide configuration from the on-board Platform Flash configuration PROM (U3) is selected as the configuration source. This is identified to the user through the illumination of the PROM CONFIG LED (D19).

The Platform Flash configuration PROM supports two different FPGA configurations (versions) selected by the position of the PROM VERSION switch, the least significant switch (right side) of SW9.

If the PROM VERSION switch is *closed, on, or up*, the GOLDEN configuration from the on-board Platform Flash configuration PROM is selected as the configuration data. This is identified to the user through the illumination of the GOLDEN CONFIG LED (D14). This configuration can be a board test utility provided by Xilinx, or another safe default configuration. It is important to note that the PROM VERSION switch is only sampled on board powerup and after a complete system reset. This means that if this switch is changed after board powerup, the RESET_RELOAD pushbutton (SW1) must be pressed for more than 2 seconds for the new state of the switch to be recognized.

If the PROM VERSION switch is *open, off, or down*, a User configuration from the on-board Platform Flash configuration PROM is selected as the configuration data. This configuration **must** be programmed into the Platform Flash PROM from the JTAG Platform Cable USB interface or the USB interface following the instructions in [Appendix B, "Programming the Platform FLASH PROM User Area."](#)

The Platform Flash is normally disabled after the FPGA is finished configuring and has asserted the DONE signal. If additional data is made available to the FPGA after the completion of configuration, jumper JP9 must be moved from the NORMAL to the EXTENDED position to permanently enable the PROM and allow the FPGA to clock out the additional data using the FPGA_PROM_CLOCK signal. The process of loading additional non-configuration data into the FPGA is outlined in application note: [XAPP694: Reading User Data from Configuration PROMs](#).

If the CONFIG SOURCE switch is *open, off, or down*, a lower speed JTAG-based configuration from Compact Flash or external JTAG source is selected as the configuration source. This is identified to the user through the illumination of the JTAG CONFIG LED (D20).

The JTAG-based configuration can originate from several sources: the Compact Flash card, a PC4 cable connection through J27, and a USB to PC connection through J8 the embedded Platform Cable USB interface.

If a JTAG-based configuration is selected, the default source is from the Compact Flash port (J7). The System ACE controller checks the associated Compact Flash socket and storage device for the existence of configuration data. If configuration data exists on the storage device, the storage device becomes the source for the configuration data. The file structure on the Compact Flash storage device supports up to eight different configuration data files, selected by the triple CF CONFIG SELECT DIP switch (SW8). During JTAG configuration, the SYSTEMACE STATUS LED (D12) flashes until the configuration process is completed, and the FPGA asserts the FPGA_DONE signal and illuminates the DONE LED (D4). At any time, the RESET_RELOAD pushbutton (SW1) can be used to load any of the eight different configuration data files by pressing the switch for more than 2 seconds.


If a JTAG-based configuration is selected and a valid configuration file is *not* found on the Compact Flash card by the System ACE controller (U2), the SYSTEMACE ERROR LED (D11) flashes, and the System ACE controller connects to an external JTAG port for FPGA configuration.

The default external source for FPGA configuration is the high-speed embedded Platform Cable USB configuration port (J8) and is enabled when the System ACE controller does not find configuration data on the storage device. Detailed instructions on using the high-speed Platform Cable USB interface can be found in [Appendix A, "Configuring the FPGA from the Embedded USB Configuration Port."](#)

If a USB-equipped host PC is not available as a configuration source, then a Parallel Cable 4 (PC4) interface can be used instead by connecting a PC4 cable to J27.

It should be noted that if SelectMap byte-wide configuration from the on-board Platform Flash configuration PROM is enabled, the FPGA Start-Up Clock should be set to CCLK in the Startup Options section of the Process Options for the generation of the programming file, otherwise JTAG Clock should be selected.

Figure 2-3 illustrates the configuration data path.



UG069_06_122704

Figure 2-3: Configuration Data Path

Four status LEDs show the configuration state of the XUP Virtex-II Pro Development System at all times. The user can see the configuration source, configuration version, and tell when the configuration has completed from the status LEDs shown in Table 2-1.

Table 2-1: System Configuration Status LEDs

System Status	LED Status			
	D19 (Green) PROM Config	D20 (Green) CF Config	D14 (Amber) GOLDEN Config	D4 (Red) Done
SelectMAP USER LOADING	ON	OFF	OFF	OFF
SelectMAP USER COMPLETED	ON	OFF	OFF	ON
SelectMAP GOLDEN LOADING	ON	OFF	ON	OFF
SelectMAP GOLDEN COMPLETED	ON	OFF	ON	ON
JTAG COMPACT FLASH LOADING	OFF	ON	OFF	OFF
JTAG COMPACT FLASH COMPLETED	OFF	ON	OFF	ON

Table 2-1: System Configuration Status LEDs (Continued)

System Status	LED Status			
	D19 (Green) PROM Config	D20 (Green) CF Config	D14 (Amber) GOLDEN Config	D4 (Red) Done
JTAG USB or PC4 LOADING	OFF	ON	OFF	OFF
JTAG USB or PC4 COMPLETED	OFF	ON	OFF	ON

Clock Generation and Distribution

The XUP Virtex-II Pro Development System supports six clock sources:

- A 100 MHz system clock (Y2),
- A 75 MHz clock (U10) for the MGTs operating the Serial Advanced Technology Attachment (SATA) ports,
- A dual footprint through-hole user-supplied alternate clock (Y3),
- An external clock for the MGTs (J23-J24),
- A 32 MHz clock (Y4) for the System ACE interfaces, and
- A clock from the Digilent high-speed expansion module.

The 75 MHz SATA clock is obtained from a high stability (20 ppm) 3.3V LVDSL differential output oscillator, and the external MGT clock is obtained from two user-supplied SMA connectors. The remaining three oscillators are all 3.3V single-ended LVTTTL sources. Each of the oscillators is equipped with a power supply filter to reduce the noise on the clock outputs.

Table 2-2 identifies the various clock connections for the FPGA.

Table 2-2: Clock Connections

Signal	FPGA Pin	I/O Type
SYSTEM_CLOCK	AJ15	LVC MOS25
ALTERNATE_CLOCK	AH16	LVC MOS25
HS_CLKIN (from high speed expansion port)	B16	LVC MOS25
MGT_CLK_P	F16	LVDS_25
MGT_CLK_N	G16	LVDS_25
EXTERNAL_CLOCK_P	G15	LVDS_25
EXTERNAL_CLOCK_N	F15	LVDS_25
FPGA_SYSTEMACE_CLOCK	AH15	LVC MOS25

For the user to take advantage of the external differential clock inputs, two SMA connectors must be installed at J23 and J24. These SMA connectors can be purchased from Digi-Key® under the part number A24691-ND. Figure 2-4 identifies the location of the external differential clock inputs.




Figure 2-4: External Differential Clock Inputs

The alternate clock input is obtained from a user-supplied 3.3V oscillator. The footprint on the printed circuit board supports either a full size (21mm x 13mm) or half size (13mm x 13mm) through-hole oscillator. Figure 2-5 identifies the location of the alternate clock input oscillator.




Figure 2-5: Alternate Clock Input Oscillator

Using the DIMM Module DDR SDRAM

The XUP Virtex-II Pro Development System is equipped with a 184-pin Dual In-line Memory Module (DIMM) socket that provides access up to 2 GB of Double Data Rate SDRAM. The DDR SDRAM is an enhancement to the traditional Synchronous DRAM. It supports data transfer on both edges of each clock cycle, effectively doubling the data throughput of the memory device.

The DDR SDRAM operates with a differential clock: CLK and CLK_Z (the transition of CLK going high and CLK_Z going low is considered the positive edge of the CLK) commands (address and control signals) are registered at every positive edge of the CLK. Input data is registered on both edges of the data strobe (DQS), and output data is referenced to both edges of DQS, as well as both edges of CLK.


A bidirectional data strobe is transmitted by the DDR SDRAM during Reads and by the FPGA DDR SDRAM memory controller during Writes. DQS is edge-aligned with the data for Reads and center-aligned with the data for Writes.

Read and Write accesses to the DDR SDRAM are burst oriented: accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is followed by a Read or Write command. The address bits registered coincident with the Read or Write command are used to select the bank and starting column location for the burst address.

DDR SDRAM provides for 2, 4, 8, or full-page programmable Read or Write burst lengths. The allowable burst lengths depend on the specific DDR SDRAM used on the DIMM module. This information can be obtained from the serial presence detect (SPD) EEPROM. An auto-precharge function can be enabled to provide a self-timed precharge that is initiated at the end of the burst sequence. As with standard SDRAMs, the pipelined multibank architecture of DDR SDRAMs allows for concurrent operation, thereby, providing high effective bandwidth by hiding row precharge and activation time.

The modules incorporate a serial presence detect (SPD) function implemented using a 2048-bit EEPROM. The first 128 bytes of the EEPROM are programmed by the module manufacturer to identify the module type and various SDRAM timing parameters. The remaining 128 bytes of EEPROM are available for use as non-volatile memory. The EEPROM is accessed using a standard I²C bus protocol using the SDRAM_SCL (serial clock) and SDRAM_SDA (serial data) signals.

Data on the SDRAM_SDA signal can change only when the clock signal SDRAM_SCL is low. Changes in the SDRAM_SDA data signal when SDRAM_SCL is high; this indicates a start or stop bit condition as shown in Figure 2-6. A high-to-low transition of SDRAM_SDA when SDRAM_SCL is high indicates a start bit condition, the start of all commands. A low-to-high transition of SDRAM_SDA when SDRAM_SCL is high indicates a stop bit condition, terminating the command placing the SPD device into a low power mode.



UG069_07_082604

Figure 2-6: Definition of Start and Stop Conditions

All commands commence with a start bit, followed by eight data bits. The transmitting device, either the bus master or slave, releases the bus after transmitting eight bits. During the ninth clock cycle, the receiver pulses the SDA data signal low to acknowledge that it received the eight bits of data as shown in Figure 2-7.




Figure 2-7: Acknowledge Response from Receiver

The SPD device always responds with an acknowledge after recognition of a start condition and its slave address (100). If a read command was issued, the SPD device transmits eight bits of data, releases the SDRAM_SDA data line, and monitors the SDRAM_SDA data line for an acknowledge. If an *acknowledge* is detected and no stop bit is generated by the master, the SPD device continues to transmit data. If no *acknowledge* is detected, the SPD device terminates further data transmission and waits for the stop condition to return to low power mode.

SPD device read and write operations are shown in Figure 2-8 and Figure 2-9.




Figure 2-8: EEPROM Sequential Read




Figure 2-9: EEPROM Write

The ability to read the SPD EEPROM is important because the module specific timing parameters are included in the EEPROM data and are required by the DDR SDRAM controller to provide the highest memory throughput. The definitions of the SPD data bytes are outlined in [Table 2-3](#).

Table 2-3: SPD EEPROM Contents

Byte	Description
0	Number of used bytes in SPD EEPROM
1	Total number of bytes on SPD EEPROM
2	Memory type (DDR SDRAM = 07h)
3	Number of row addresses
4	Number of column addresses
5	Number of ranks (01h)
6-7	Module data width
8	Module interface voltage (SSTL 2.5V = 04h)
9	SDRAM cycle time (tck) (CAS LATENCY = 2.5)
10	SDRAM access time (tac) (CAS LATENCY = 2.5)
11	Module configuration type
12	Refresh rate
13	Primary SDRAM component width
14	Error checking SDRAM component width
15	Minimum clock delay from
Back-to-Back Random Column Addresses	
16	Supported burst lengths
17	Number of banks on SDRAM component
18	CAS latencies supported
19	CS latency
20	WE latency
21	SDRAM module attributes
22	SDRAM attributes
23	SDRAM cycle time (tck) (CAS LATENCY =2)
24	SDRAM access time (tac) (CAS LATENCY =2)
25	SDRAM cycle time (tck) (CAS LATENCY =1)
26	SDRAM access time (tac) (CAS LATENCY =1)
27	Minimum ROW PRECHARGE time (trp)
28	Minimum ROW ACTIVE to ROW ACTIVE (trrd)

Table 2-3: SPD EEPROM Contents (Continued)

Byte	Description
29	Minimum RAS# to CAS# delay (trcd)
30	Minimum RAS# pulse width (tras)
31	Module rank density
32	Command and address setup time (tas, tcms)
33	Command and address hold time (tah, tcmh)
34	Data setup time (tds)
35	Data hold time (tdh)
36-40	Reserved
41	Minimum ACTIVE/AUTO REFRESH time
42	Minimum AUTO REFRESH to ACTIVE/AUTO REFRESH command period
43	Max cycle time
44	Max DQS-DQ skew
45	Max READ HOLD time
46	Reserved
47	DIMM height
48-61	Reserved
62	SPD revision
63	CHECKSUM for bytes 0-62
64-71	Manufacturer's JEDEC ID code
72	Manufacturing location
73-90	Module part number (ASCII)
91-92	Module revision code
93	Year of manufacture (BCD)
94	Week of manufacturer (BCD)
95-98	Module serial number
99-127	Reserved
128-255	User defined contents

The DIMM module is supplied with three differential clocks. These three clock signals are matched in length to each other and the DDR SDRAM feedback signals to allow for fully synchronous operation across all banks of memory. The DDR SDRAM clocks are driven by Double Data Rate (DDR) output registers, connected to a Digital Clock Manager (DCM) with an optional external feedback connection. The DDR SDRAM controller logic is described in [DS425](#), *PLB Double Data Rate (DDR) Synchronous DRAM (SDRAM) Controller*.

The Xilinx PLB DDR SDRAM controller is a soft IP core designed for Xilinx FPGAs that support different CAS latencies and memory data widths set by design parameters.

The DDR SDRAM controller logic instantiates DDR input and output registers on the address, data, and control signals, so the clock to output delays match the clock output delay. The DDR SDRAM clocking structure as shown in [Figure 2-10](#) is a simplified version of the clocking structure mentioned in [DS425](#).




Figure 2-10: Clock Generation for the DDR SDRAM

Xilinx has qualified several different types of PC2100 memory modules for use in the XUP Virtex-II Pro Development System. These modules cover various densities, organizations, and features. The qualified memory modules are identified in [Table 2-4](#).

For an updated list of supported modules, consult the XUP Virtex-II Pro Development System support Web site at: <http://www.xilinx.com/univ/xupv2p.html>

The data bus width, number of ranks, address range, clock latency, and output type are all parameters that are used by the DDR memory controller design to create the correct memory controller for the user application.

Table 2-4: Qualified SDRAM Memory Modules

Crucial® Technology Part Number	Memory Organization	Number of Ranks	Unbuffered or Registered	CAS Latency
CT6472Z265.18T*	512 MB 64M X 72	Dual	Unbuffered	2.5
CT6464Z265.16T*	512 MB 64M X 64	Dual	Unbuffered	2.5
CT6472Z265.9T*	512 MB 64M X 72	Single	Unbuffered	2.5
CT6464Z265.8T*	512 MB 64M X 64	Single	Unbuffered	2.5
CT1664Z265.4T*	128 MB 16M X 64	Single	Unbuffered	2.5

Notes:

The * in the Crucial part number represents the revision number of the module, which is not required to order the module.

These memory modules are designed for a maximum clock frequency of at least 133 MHz and have a CAS latency of 2.5 (18.8 ns). The PLB Double Data Rate Synchronous DRAM Controller supports CAS latencies of two or three clock cycles.

If the memory system is to operate at 100 MHz, then set the CAS latency parameter in the controller design to 2 (20 ns). If full speed (133MHz) memory operation is required, then set the CAS latency parameter in the controller design to 3 (22.6 ns).

[Table 2-5](#) provides the details on the FPGA to DDR SDRAM DIMM module connections.

Table 2-5: DDR SDRAM Connections

Signal	Direction	DIMM Module Pin	FPGA Pin	I/O Type
SDRAM_DQ[0]	I/O	2	C27	SSTL2-II
SDRAM_DQ[1]	I/O	4	D28	SSTL2-II
SDRAM_DQ[2]	I/O	6	D29	SSTL2-II
SDRAM_DQ[3]	I/O	8	D30	SSTL2-II
SDRAM_DQ[4]	I/O	94	H25	SSTL2-II
SDRAM_DQ[5]	I/O	95	H26	SSTL2-II
SDRAM_DQ[6]	I/O	98	E27	SSTL2-II
SDRAM_DQ[7]	I/O	99	E28	SSTL2-II
SDRAM_DQS[0]	I/O	5	E30	SSTL2-II
SDRAM_DM[0]	0	97	U26	SSTL2-II

Table 2-5: DDR SDRAM Connections (Continued)

Signal	Direction	DIMM Module Pin	FPGA Pin	I/O Type
SDRAM_DQ[8]	I/O	12	J26	SSTL2-II
SDRAM_DQ[9]	I/O	13	G27	SSTL2-II
SDRAM_DQ[10]	I/O	19	G28	SSTL2-II
SDRAM_DQ[11]	I/O	20	G30	SSTL2-II
SDRAM_DQ[12]	I/O	105	L23	SSTL2-II
SDRAM_DQ[13]	I/O	106	L24	SSTL2-II
SDRAM_DQ[14]	I/O	109	H27	SSTL2-II
SDRAM_DQ[15]	I/O	110	H28	SSTL2-II
SDRAM_DQS[1]	I/O	14	J29	SSTL2-II
SDRAM_DM[1]	0	107	V29	SSTL2-II
SDRAM_DQ[16]	I/O	23	J27	SSTL2-II
SDRAM_DQ[17]	I/O	24	J28	SSTL2-II
SDRAM_DQ[18]	I/O	28	K29	SSTL2-II
SDRAM_DQ[19]	I/O	31	L29	SSTL2-II
SDRAM_DQ[20]	I/O	114	N23	SSTL2-II
SDRAM_DQ[21]	I/O	117	N24	SSTL2-II
SDRAM_DQ[22]	I/O	121	K27	SSTL2-II
SDRAM_DQ[23]	I/O	123	K28	SSTL2-II
SDRAM_DQS[2]	I/O	25	M30	SSTL2-II
SDRAM_DM[2]	0	119	W29	SSTL2-II
SDRAM_DQ[24]	I/O	33	R22	SSTL2-II
SDRAM_DQ[25]	I/O	35	M27	SSTL2-II
SDRAM_DQ[26]	I/O	39	M28	SSTL2-II
SDRAM_DQ[27]	I/O	40	P30	SSTL2-II
SDRAM_DQ[28]	I/O	126	P23	SSTL2-II
SDRAM_DQ[29]	I/O	127	P24	SSTL2-II
SDRAM_DQ[30]	I/O	131	N27	SSTL2-II
SDRAM_DQ[31]	I/O	133	N28	SSTL2-II
SDRAM_DQS[3]	I/O	36	P29	SSTL2-II
SDRAM_DM[3]	0	129	T22	SSTL2-II
SDRAM_DQ[32]	I/O	53	V27	SSTL2-II

Table 2-5: DDR SDRAM Connections (Continued)

Signal	Direction	DIMM Module Pin	FPGA Pin	I/O Type
SDRAM_DQ[33]	I/O	55	Y30	SSTL2-II
SDRAM_DQ[34]	I/O	57	U24	SSTL2-II
SDRAM_DQ[35]	I/O	60	U23	SSTL2-II
SDRAM_DQ[36]	I/O	146	V26	SSTL2-II
SDRAM_DQ[37]	I/O	147	V25	SSTL2-II
SDRAM_DQ[38]	I/O	150	Y29	SSTL2-II
SDRAM_DQ[39]	I/O	151	AA29	SSTL2-II
SDRAM_DQS[4]	I/O	56	V23	SSTL2-II
SDRAM_DM[4]	0	149	W28	SSTL2-II
SDRAM_DQ[40]	I/O	61	Y26	SSTL2-II
SDRAM_DQ[41]	I/O	64	AA28	SSTL2-II
SDRAM_DQ[42]	I/O	68	AA27	SSTL2-II
SDRAM_DQ[43]	I/O	69	W24	SSTL2-II
SDRAM_DQ[44]	I/O	153	W23	SSTL2-II
SDRAM_DQ[45]	I/O	155	AB28	SSTL2-II
SDRAM_DQ[46]	I/O	161	AB27	SSTL2-II
SDRAM_DQ[47]	I/O	162	AC29	SSTL2-II
SDRAM_DQS[5]	I/O	67	AA25	SSTL2-II
SDRAM_DM[5]	0	159	W27	SSTL2-II
SDRAM_DQ[48]	I/O	72	AB25	SSTL2-II
SDRAM_DQ[49]	I/O	73	AE29	SSTL2-II
SDRAM_DQ[50]	I/O	79	AA24	SSTL2-II
SDRAM_DQ[51]	I/O	80	AA23	SSTL2-II
SDRAM_DQ[52]	I/O	165	AD28	SSTL2-II
SDRAM_DQ[53]	I/O	166	AD27	SSTL2-II
SDRAM_DQ[54]	I/O	170	AF30	SSTL2-II
SDRAM_DQ[55]	I/O	171	AF29	SSTL2-II
SDRAM_DQS[6]	I/O	78	AC25	SSTL2-II
SDRAM_DM[6]	0	169	W26	SSTL2-II
SDRAM_DQ[56]	I/O	83	AF25	SSTL2-II
SDRAM_DQ[57]	I/O	84	AG30	SSTL2-II

Table 2-5: DDR SDRAM Connections (Continued)

Signal	Direction	DIMM Module Pin	FPGA Pin	I/O Type
SDRAM_DQ[58]	I/O	87	AG29	SSTL2-II
SDRAM_DQ[59]	I/O	88	AD26	SSTL2-II
SDRAM_DQ[60]	I/O	174	AD25	SSTL2-II
SDRAM_DQ[61]	I/O	175	AG28	SSTL2-II
SDRAM_DQ[62]	I/O	178	AH27	SSTL2-II
SDRAM_DQ[63]	I/O	179	AH29	SSTL2-II
SDRAM_DQS[7]	I/O	86	AH26	SSTL2-II
SDRAM_DM[7]	0	177	W25	SSTL2-II
SDRAM_CB[0]	I/O	44	R28	SSTL2-II
SDRAM_CB[1]	I/O	45	U30	SSTL2-II
SDRAM_CB[2]	I/O	49	V30	SSTL2-II
SDRAM_CB[3]	I/O	51	T26	SSTL2-II
SDRAM_CB[4]	I/O	134	T25	SSTL2-II
SDRAM_CB[5]	I/O	135	T28	SSTL2-II
SDRAM_CB[6]	I/O	142	T27	SSTL2-II
SDRAM_CB[7]	I/O	144	U28	SSTL2-II
SDRAM_DQS[8]	I/O	47	T23	SSTL2-II
SDRAM_DM[8]	0	140	U22	SSTL2-II
SDRAM_A[0]	O	48	M25	SSTL2-II
SDRAM_A[1]	O	43	N25	SSTL2-II
SDRAM_A[2]	O	41	L26	SSTL2-II
SDRAM_A[3]	O	130	M29	SSTL2-II
SDRAM_A[4]	O	37	K30	SSTL2-II
SDRAM_A[5]	O	32	G25	SSTL2-II
SDRAM_A[6]	O	125	G26	SSTL2-II
SDRAM_A[7]	O	29	D26	SSTL2-II
SDRAM_A[8]	O	122	J24	SSTL2-II
SDRAM_A[9]	O	27	K24	SSTL2-II
SDRAM_A[10]	O	141	F28	SSTL2-II
SDRAM_A[11]	O	118	F30	SSTL2-II
SDRAM_A[12]	O	115	M24	SSTL2-II


Table 2-5: DDR SDRAM Connections (Continued)

Signal	Direction	DIMM Module Pin	FPGA Pin	I/O Type
SDRAM_A[13]	O	167	M23	SSTL2-II
SDRAM_CK0	O	137	AC27	SSTL2-II
SDRAM_CK0_Z	O	138	AC28	SSTL2-II
SDRAM_CK1	O	16	AD29	SSTL2-II
SDRAM_CK1_Z	O	17	AD30	SSTL2-II
SDRAM_CK2	O	76	AB23	SSTL2-II
SDRAM_CK2_Z	O	75	AB24	SSTL2-II
CLK_FEEDBACK	O	–	G23	LVC MOS25
CLK_FEEDBACK	I	–	C16	LVC MOS25
SDRAM_CKE0	O	21	R26	SSTL2-II
SDRAM_CKE1	O	111	R25	SSTL2-II
SDRAM_RAS_Z	O	154	N29	SSTL2-II
SDRAM_CAS_Z	O	65	L27	SSTL2-II
SDRAM_WE_Z	O	63	N26	SSTL2-II
SDRAM_S0_Z	O	157	R24	SSTL2-II
SDRAM_S1_Z	O	158	R23	SSTL2-II
SDRAM_BA0	O	59	M26	SSTL2-II
SDRAM_BA1	O	52	K26	SSTL2-II
SDRAM_SDA	I/O	91	AF23	LVC MOS25
SDRAM_SCL	O	92	AF22	LVC MOS25
SDRAM_SA0	NA	181	–	NA
SDRAM_SA1	NA	182	–	NA
SDRAM_SA2	NA	183	–	NA

Using the XSGA Output

The XSGA output on the XUP Virtex-II Pro Development System is made up from a triple 8-bit DAC (U29), a high density 15-pin D-Sub connector (J13), and IP placed in the FPGA fabric. The FMS3818 video DAC is a low-cost DAC tailored to fit graphics and video applications, with a maximum pixel clock of 180 MHz. The TTL data inputs and control signals are converted into analog current outputs that can drive 25Ω to 37.5Ω loads, corresponding to a doubly-terminated 50Ω to 75Ω load. The VGA_OUT_BLANK_Z input overrides the RGB inputs and blanks the display output. This signal is equipped with a pull-down resistor (R120) to keep the display blanked when the FPGA is not programmed or XSGA output is not required by the user application. The XSGA output circuit is shown in [Figure 2-11](#).

Design files supplied by Xilinx generate the required timing signals `VGA_OUT_BLANK_Z`, `VGA_HSYNCH`, `VGA_VSYNCH`, and `VGA_COMP_SYNC`, as well as memory addressing for bit- and character-mapped display RAM. Character-mapped mode allows for the display of extended ASCII characters in an 8 x 8 pixel block without having to draw the character pixel by pixel. Compile time parameters are passed to the Verilog code that defines the XSGA controller operation. The 100 MHz clock is used as a source for one of the DCMs to create the video clock. By setting appropriate M and D values for the DCM, various `VGA_OUT_PIXEL_CLOCK` rates can be created.



UG069_12_101804

Figure 2-11: XSGA Output

Table 2-6 lists the Verilog parameter values and the DCM settings for various XSGA output formats.

Note: The highlighted settings are exact VESA settings; the others are approximations.

Table 2-6: DCM and XSGA Controller Settings for Various XSGA Formats

Output Format	Pixel Clock	DCM Settings		Verilog Horizontal Timing Parameters				
				H Active	H FP	H Synch	H BP	H Total
	MHz	M	D	Pixels	Pixels	Pixels	Pixels	Pixels
640 x 480 @ 60 Hz	25.00	1	4	640	16	96	48	800
640 x 480 @ 72 Hz	31.25	5	16	640	24	40	128	832
640 x 480 @ 75 Hz	31.25	5	16	640	18	96	42	796
640 x 480 @ 85 Hz	35.71	5	14	640	32	48	108	828
800 x 600 @ 60 Hz	40.00	4	10	800	40	128	88	1056
800 x 600 @ 72 Hz	50.00	1	2	800	56	120	64	1040
800 x 600 @ 75 Hz	50.00	1	2	800	16	80	168	1064
800 x 600 @ 85 Hz	55.00	11	20	800	32	64	144	1040
1024 x 768 @ 60 Hz	65.00	13	20	1024	24	136	160	1344
1024 x 768 @ 72 Hz	75.00	15	20	1024	16	96	172	1308
1024 x 768 @ 75 Hz	80.00	8	10	1024	24	96	184	1328
1024 x 768 @ 85 Hz	95.00	19	20	1024	48	96	208	1376
1280 x 1024 @ 60 Hz	110.00	11	10	1280	52	120	256	1708
1280 x 1024 @ 72 Hz	130.00	13	10	1280	16	144	248	1688
1280 x 1024 @ 75 Hz	135.00	27	20	1280	16	144	248	1688
1280 x 1024 @ 85 Hz	150.00	3	2	1280	40	144	224	1688
1200 x 1600 @ 60 Hz	160.00	16	10	1600	56	192	296	2144
1200 x 1600 @ 70 Hz	180.00	18	10	1600	40	184	256	2080
Output Format	Pixel Clock	DCM Settings		Verilog Vertical Timing Parameters				
				V Active	V FP	V Synch	V BP	V Total
	MHz	M	D	Pixels	Pixels	Pixels	Pixels	Pixels
640 x 480 @ 60 Hz	25.00	1	4	480	9	2	29	520
640 x 480 @ 72 Hz	31.25	5	16	480	10	3	29	522
640 x 480 @ 75 Hz	31.25	5	16	480	11	2	31	524
640 x 480 @ 85 Hz	35.71	5	14	480	1	3	23	507
800 x 600 @ 60 Hz	40.00	4	10	600	1	4	23	628
800 x 600 @ 72 Hz	50.00	1	2	600	37	6	23	666

Table 2-6: DCM and XSGA Controller Settings for Various XSGA Formats (Continued)

Output Format	Pixel Clock	DCM Settings		Verilog Horizontal Timing Parameters				
				H Active	H FP	H Synch	H BP	H Total
	MHz	M	D	Pixels	Pixels	Pixels	Pixels	Pixels
800 x 600 @ 75 Hz	50.00	1	2	600	1	2	23	626
800 x 600 @ 85 Hz	55.00	11	20	600	1	3	18	622
1024 x 768 @ 60 Hz	65.00	13	20	768	3	6	29	806
1024 x 768 @ 72 Hz	75.00	15	20	768	1	3	24	796
1024 x 768 @ 75 Hz	80.00	8	10	768	2	4	29	803
1024 x 768 @ 85 Hz	95.00	19	20	768	2	4	38	812
1280 x 1024 @ 60 Hz	110.00	11	10	1024	3	5	42	1074
1280 x 1024 @ 72 Hz	130.00	13	10	1024	2	4	40	1070
1280 x 1024 @ 75 Hz	135.00	27	20	1024	1	3	38	1066
1280 x 1024 @ 85 Hz	150.00	3	2	1024	1	3	28	1056
1200 x 1600 @ 60 Hz	160.00	16	10	1200	1	3	40	1244
1200 x 1600 @ 70 Hz	180.00	18	10	1200	1	3	38	1242

The connections between the FPGA and the XSGA output DAC and connector are listed in Table 2-7 along with the required I/O characteristics.

Table 2-7: XSGA Output Connections

Signal	Direction	Video DAC or Output Connector Pin	FPGA Pin	I/O Type	Drive	Slew
VGA_OUT_RED[0]	O	40	G8	LVTTL	8 mA	SLOW
VGA_OUT_RED[1]	O	41	H9	LVTTL	8 mA	SLOW
VGA_OUT_RED[2]	O	42	G9	LVTTL	8 mA	SLOW
VGA_OUT_RED[3]	O	43	F9	LVTTL	8 mA	SLOW
VGA_OUT_RED[4]	O	44	F10	LVTTL	8 mA	SLOW
VGA_OUT_RED[5]	O	45	D7	LVTTL	8 mA	SLOW
VGA_OUT_RED[6]	O	46	C7	LVTTL	8 mA	SLOW
VGA_OUT_RED[7]	O	47	H10	LVTTL	8 mA	SLOW
VGA_OUT_GREEN[0]	O	2	G10	LVTTL	8 mA	SLOW
VGA_OUT_GREEN[1]	O	3	E10	LVTTL	8 mA	SLOW
VGA_OUT_GREEN[2]	O	4	D10	LVTTL	8 mA	SLOW
VGA_OUT_GREEN[3]	O	5	D8	LVTTL	8 mA	SLOW
VGA_OUT_GREEN[4]	O	6	C8	LVTTL	8 mA	SLOW

Table 2-7: XSGA Output Connections (Continued)

Signal	Direction	Video DAC or Output Connector Pin	FPGA Pin	I/O Type	Drive	Slew
VGA_OUT_GREEN[5]	O	7	H11	LVTTL	8 mA	SLOW
VGA_OUT_GREEN[6]	O	8	G11	LVTTL	8 mA	SLOW
VGA_OUT_GREEN[7]	O	9	E11	LVTTL	8 mA	SLOW
VGA_OUT_BLUE[0]	O	16	D15	LVTTL	8 mA	SLOW
VGA_OUT_BLUE[1]	O	17	E15	LVTTL	8 mA	SLOW
VGA_OUT_BLUE[2]	O	18	H15	LVTTL	8 mA	SLOW
VGA_OUT_BLUE[3]	O	19	J15	LVTTL	8 mA	SLOW
VGA_OUT_BLUE[4]	O	20	C13	LVTTL	8 mA	SLOW
VGA_OUT_BLUE[5]	O	21	D13	LVTTL	8 mA	SLOW
VGA_OUT_BLUE[6]	O	22	D14	LVTTL	8 mA	SLOW
VGA_OUT_BLUE[7]	O	23	E14	LVTTL	8 mA	SLOW
VGA_OUT_PIXEL_CLOCK	O	26	H12	LVTTL	12 mA	SLOW
VGA_COMP_SYNCH	O	11	G12	LVTTL	12 mA	SLOW
VGA_OUT_BLANK_Z	O	10	A8	LVTTL	12 mA	SLOW
VGA_HSYNCH	O	J13.14	B8	LVTTL	12 mA	SLOW
VGA_VSYNCH	O	J13.13	D11	LVTTL	12 mA	SLOW

Using the AC97 Audio CODEC and Power Amp

The audio system on the XUP Virtex-II Pro Development System consists of a National Semiconductor® LM4550 AC97 audio CODEC paired with a stereo power amplifier (TPA6111A) made by Texas Instruments. The AC97-compliant audio CODEC is widely used as the audio system in PCs and MACs, ensuring availability of drivers for these devices.

The LM4550 audio CODEC supports the following features:

- Greater than 90 dB dynamic range
- 18-bit $\Sigma\Delta$ converter architecture
- 18-bit full-duplex, stereo CODEC
- Four analog line-level stereo inputs (one is used on the XUP Virtex-II Pro Development System)
- Two analog line-level stereo outputs
- Mono MIC input with built-in 20 dB preamp, selectable for two sources (one used)
- VREF_OUT, reference voltage provides bias current for Electret microphones
- Power management support
- Full-duplex variable sample rates from 4 kHz to 48 kHz in 1 Hz increments

- Independently adjustable input volume controls with mute and a maximum gain of 12 dB and attenuation of 34.5 dB in 1.5 dB steps
- 3D stereo enhancement
- PC Beep tone input passthrough to Line Out

The TPA6111A audio power amplifier supports the following features:


- Fixed Gain
- Stereo Power Amplifier delivers 150 mW per channel into 16Ω
- *Click* and *Pop* suppression

The National Semiconductor LM4550 uses 18-bit Sigma-Delta A/Ds and D/As, providing 90 dB of dynamic range. The implementation on this board, shown in [Figure 2-12](#), allows for full-duplex stereo A/D and D/A with one stereo input and two mono inputs, each of which has separate gain, attenuation, and mute control. The mono inputs are a microphone input with 2.2V bias and a beep tone input from the FPGA. The BEEP_TONE_IN (TTL level) is applied to both outputs, even if the CODEC is held in reset to allow test tones to be heard. The CODEC has two stereo line-level outputs with independent volume controls. One of the line-level outputs drives the audio output connector and the second line-level output drives the on-board power amplifier shown in [Figure 2-13](#).

The power amplifier is capable of producing 150 mW of continuous power per channel into 16Ω loads, such as headphones. The assertion of the AUDIO_AMP_SHUTDOWN signal by the CODEC causes the audio power amplifier to turn off.


The TPA6111A audio power amplifier contains circuitry to minimize turn-on transients, that is, *click* or *pops*. *Turn-on* refers to either power supply turn-on or the device coming out of CODEC controlled shutdown. When the device is turning on, the amplifiers are internally muted until the bypass pin has reached half the supply voltage. The turn-on time is controlled by C9.

The power amplifier was included to support two output modes, line out mode and power amp output mode. The line level output attenuation is controlled by the CODEC volume control register 04h, and the power amp output attenuation is controlled by CODEC volume control register 02h.



UG069_14_101804

Figure 2-12: AC97 Audio CODEC



UG069_13_101804

Figure 2-13: Audio Power Amplifier

The FPGA contains the AC97 controller that provides control information and PCM data on the outbound link and receives status information and PCM data in the inbound link. The complete AC97 interface consists of four signals, the clock AC97_BIT_CLOCK, a synchronization pulse AC97_SYNCH, and the two serial data links AC97_SDATA_IN and AC97_SDATA_OUT listed in [Table 2-8](#).

The CODEC is held in a reset state until the AUDIO_RESET_Z signal is driven high by the FPGA overriding a pull-down resistor (R15).

Table 2-8: AC97 Audio CODEC Connections

Signal	Direction	FPGA Pin	I/O Type	Drive	Slew
AC97_SDATA_OUT	O	E8	LVTTL	8 mA	SLOW
AC97_SDATA_IN	I	E9	LVTTL	–	–
AC97_SYNCH	O	F7	LVTTL	8 mA	SLOW
AC97_BIT_CLOCK	I	F8	LVTTL	–	–
AUDIO_RESET_Z	O	E6	LVTTL	8 mA	SLOW
BEEP_TONE_IN	O	E7	LVTTL	8 mA	SLOW

Using the LEDs and Switches

The XUP Virtex-II Pro Development System includes four LEDs as visual indicators for the user to define, as well as four DIP switches and five pushbuttons for user-defined use. The pushbuttons are arranged in a diamond shape with the ENTER pushbutton in the center of the diamond. This placement can be used for object movement in a game. None of the DIP switches or pushbuttons have external de-bouncing circuitry, because this should be provided in the FPGA application. [Table 2-9](#) identifies the connections between the user switches, user LEDs, and the FPGA.

Table 2-9: User LED and Switch Connections

Signal	Direction	FPGA Pin	I/O Type	Drive	Slew
LED_0	O	AC4	LVTTL	12 mA	SLOW
LED_1	O	AC3	LVTTL	12 mA	SLOW
LED_2	O	AA6	LVTTL	12 mA	SLOW
LED_3	O	AA5	LVTTL	12 mA	SLOW
SW_0	I	AC11	LVC MOS25	–	–
SW_1	I	AD11	LVC MOS25	–	–
SW_2	I	AF8	LVC MOS25	–	–
SW_3	I	AF9	LVC MOS25	–	–
PB_ENTER	I	AG5	LVTTL	–	–
PB_UP	I	AH4	LVTTL	–	–
PB_DOWN	I	AG3	LVTTL	–	–

Table 2-9: User LED and Switch Connections (Continued)

Signal	Direction	FPGA Pin	I/O Type	Drive	Slew
PB_LEFT	I	AH1	LVTTL	–	–
PB_RIGHT	I	AH2	LVTTL	–	–

Using the Expansion Headers and Digilent Expansion Connectors

The XUP Virtex-II Pro Development System allows for four user-supplied expansion headers that are tailored to accept ribbon cables, and two front mounted connectors that are designed to accept Digilent peripheral devices and a single Digilent high-speed port. A total of 80 low-speed signals are provided, with most of the signals shared between the headers (J1-4) and the front-mounted connectors (J5-6). All of these signals are equipped with over-voltage protection devices (J34-41) to protect the Virtex-II Pro FPGA. The IDT™ QuickSwitch devices (IDTQS32861) provide protection from signal sources up to 7V. Table 2-10 through Table 2-16 provide the FPGA connection information and outline the signals that are shared between the two expansion connector types.

Various power supply voltages are available on the expansion connectors, 2.5V, 3.3V, and 5.0V, depending on the connector type. The expansion headers are positioned to prevent the installation of a ribbon cable connector across two of the expansion headers. Every second signal in the ribbon cable is a ground signal to provide the best signal integrity at the user's target. The output of the over-voltage protection device follows the input voltage up to a diode drop below the V_{CC} rail; at which time, the voltage is clamped. So with a V_{CC} of 3.3V, the output clamps at -2.5V. This gives 500 mV of input switching margin for both LVTTL and LVCMOS3.3, which have a V_{IH} of 2.0V minimum.

The expansion headers (J1-J4) are user installed items. These headers can be purchased from Digikey under the part number S2012-30-ND. Figure 2-14 identifies the location of the expansion headers.




Figure 2-14: Expansion Headers

In addition to the two low-speed expansion connectors, a single 100-pin high-speed connector is also provided. This connector provides 40 single-ended user I/Os or 34 differential pairs with additional clock resources. These signals are not shared with any other connector. [Table 2-17](#) provides the pinout information.

The front-mounted Digilent expansion connectors, low speed and high speed, provide the capability of extending the JTAG-based configuration bitstream to the attached peripheral cards if required.

For pinout information on the Digilent peripheral boards that are compatible with the XUP Virtex-II Pro Development System, consult the Digilent Web site at:

<http://www.digilentinc.com>

Note: In [Table 2-10](#) through [Table 2-16](#), the power rails available on the expansion headers and connectors are color coded, so they can be easily located in the pinout tables.

Table 2-10: Top Expansion Header Pinout

J1 Pin	Signal	FPGA Pin	Digilent EXP Pin	I/O Type
1	VCC2V5	–	–	–
3	VCC2V5	–	–	–
5	VCC3V3	–	J5.3 J6.3	–
7	VCC3V3	–	J5.3 J6.3	–
9	VCC3V3	–	J5.3 J6.3	–
11	EXP_IO_0	K2	–	LVTTTL
13	EXP_IO_1	L2	–	LVTTTL
15	EXP_IO_2	N8	–	LVTTTL
17	EXP_IO_3	N7	–	LVTTTL
19	EXP_IO_4	K4	–	LVTTTL
21	EXP_IO_5	K3	–	LVTTTL
23	EXP_IO_6	L1	–	LVTTTL
25	EXP_IO_7	M1	–	LVTTTL
27	EXP_IO_8	N6	J5.4	LVTTTL
29	EXP_IO_9	N5	J5.5	LVTTTL
31	EXP_IO_10	L5	J5.6	LVTTTL
33	EXP_IO_11	L4	J5.7	LVTTTL
35	EXP_IO_12	M2	J5.8	LVTTTL
37	EXP_IO_13	N2	J5.9	LVTTTL
39	EXP_IO_14	P9	J5.10	LVTTTL
41	EXP_IO_15	R9	J5.11	LVTTTL
43	EXP_IO_16	M4	J5.12	LVTTTL

Table 2-10: Top Expansion Header Pinout (Continued)

J1 Pin	Signal	FPGA Pin	Digilent EXP Pin	I/O Type
45	EXP_IO_17	M3	J5.13	LVTTL
47	EXP_IO_18	N1	J5.14	LVTTL
49	EXP_IO_19	P1	J5.15	LVTTL
51	VCC3V3	–	J5.3 J6.3	–
53	VCC3V3	–	J5.3 J6.3	–
55	VCC3V3	–	J5.3 J6.3	–
57	VCC2V5	–	–	–
59	VCC2V5	–	–	–
2	GND	–	J5.1 J6.1	–
4	GND	–	J5.1 J6.1	–
6	GND	–	J5.1 J6.1	–
8	GND	–	J5.1 J6.1	–
10	GND	–	J5.1 J6.1	–
12	GND	–	J5.1 J6.1	–
14	GND	–	J5.1 J6.1	–
16	GND	–	J5.1 J6.1	–
18	GND	–	J5.1 J6.1	–
20	GND	–	J5.1 J6.1	–
22	GND	–	J5.1 J6.1	–
24	GND	–	J5.1 J6.1	–
26	GND	–	J5.1 J6.1	–
28	GND	–	J5.1 J6.1	–
30	GND	–	J5.1 J6.1	–
32	GND	–	J5.1 J6.1	–
34	GND	–	J5.1 J6.1	–
36	GND	–	J5.1 J6.1	–
38	GND	–	J5.1 J6.1	–
40	GND	–	J5.1 J6.1	–
42	GND	–	J5.1 J6.1	–
44	GND	–	J5.1 J6.1	–
46	GND	–	J5.1 J6.1	–

Table 2-10: Top Expansion Header Pinout (Continued)

J1 Pin	Signal	FPGA Pin	Digilent EXP Pin	I/O Type
48	GND	–	J5.1 J6.1	–
50	GND	–	J5.1 J6.1	–
52	GND	–	J5.1 J6.1	–
54	GND	–	J5.1 J6.1	–
56	GND	–	J5.1 J6.1	–
58	GND	–	J5.1 J6.1	–
60	GND	–	J5.1 J6.1	–

Table 2-11: Upper Middle Expansion Header Pinout

J2I Pin	Signal	FPGA Pin	Digilent EXP Pin	IO Type
1	VCC5V0	–	J5.2 J6.2	–
3	VCC5V0	–	J5.2 J6.2	–
5	VCC3V3	–	J5.3 J6.3	–
7	VCC3V3	–	J5.3 J6.3	–
9	VCC3V3	–	J5.3 J6.3	–
11	EXP_IO_20	P8	J5.16	LVTTL
13	EXP_IO_21	P7	J5.17	LVTTL
15	EXP_IO_22	N4	J5.18	LVTTL
17	EXP_IO_23	N3	J5.19	LVTTL
19	EXP_IO_24	P3	J5.20	LVTTL
21	EXP_IO_25	P2	J5.21	LVTTL
23	EXP_IO_26	R8	J5.22	LVTTL
25	EXP_IO_27	R7	J5.23	LVTTL
27	EXP_IO_28	P5	J5.24	LVTTL
29	EXP_IO_29	P4	J5.25	LVTTL
31	EXP_IO_30	R2	J5.26	LVTTL
33	EXP_IO_31	T2	J5.27	LVTTL
35	EXP_IO_32	R6	J5.28	LVTTL
37	EXP_IO_33	R5	J5.29	LVTTL
39	EXP_IO_34	R4	J5.30	LVTTL
41	EXP_IO_35	R3	J5.31	LVTTL

Table 2-11: Upper Middle Expansion Header Pinout (Continued)

J2I Pin	Signal	FPGA Pin	Digilent EXP Pin	IO Type
43	EXP_IO_36	U1	J5.32	LVTTL
45	EXP_IO_37	V1	J5.33	LVTTL
47	EXP_IO_38	T5	J5.34	LVTTL
49	EXP_IO_39	T6	J5.35	LVTTL
51	VCC3V3	–	J5.3 J6.3	–
53	VCC3V3	–	J5.3 J6.3	–
55	VCC3V3	–	J5.3 J6.3	–
57	VCC5V0	–	J5.2 J6.2	–
59	VCC5V0	–	J5.2 J6.2	–
2	GND	–	J5.1 J6.1	–
4	GND	–	J5.1 J6.1	–
6	GND	–	J5.1 J6.1	–
8	GND	–	J5.1 J6.1	–
10	GND	–	J5.1 J6.1	–
12	GND	–	J5.1 J6.1	–
14	GND	–	J5.1 J6.1	–
16	GND	–	J5.1 J6.1	–
18	GND	–	J5.1 J6.1	–
20	GND	–	J5.1 J6.1	–
22	GND	–	J5.1 J6.1	–
24	GND	–	J5.1 J6.1	–
26	GND	–	J5.1 J6.1	–
28	GND	–	J5.1 J6.1	–
30	GND	–	J5.1 J6.1	–
32	GND	–	J5.1 J6.1	–
34	GND	–	J5.1 J6.1	–
36	GND	–	J5.1 J6.1	–
38	GND	–	J5.1 J6.1	–
40	GND	–	J5.1 J6.1	–
42	GND	–	J5.1 J6.1	–
44	GND	–	J5.1 J6.1	–

Table 2-11: Upper Middle Expansion Header Pinout (Continued)

J21 Pin	Signal	FPGA Pin	Digilent EXP Pin	IO Type
46	GND	–	J5.1 J6.1	–
48	GND	–	J5.1 J6.1	–
50	GND	–	J5.1 J6.1	–
52	GND	–	J5.1 J6.1	–
54	GND	–	J5.1 J6.1	–
56	GND	–	J5.1 J6.1	–
58	GND	–	J5.1 J6.1	–
60	GND	–	J5.1 J6.1	–

Table 2-12: Lower Middle Expansion Header Pinout

J3 Pin	Signal	FPGA Pin	Digilent EXP Pin	IO Type
1	VCC2V5	–	–	–
3	VCC2V5	–	–	–
5	VCC3V3	–	J5.3 J6.3	–
7	VCC3V3	–	J5.3 J6.3	–
9	VCC3V3	–	J5.3 J6.3	–
11	EXP_IO_40	T3	J5.36	LVTTL
13	EXP_IO_41	T4	J5.37	LVTTL
15	EXP_IO_42	U2	J5.38	LVTTL
17	EXP_IO_43	U3	J5.39	LVTTL
19	EXP_IO_44	T7	J5.40	LVTTL
21	EXP_IO_45	T8	J6.5	LVTTL
23	EXP_IO_46	U4	J6.4	LVTTL
25	EXP_IO_47	U5	J6.7	LVTTL
27	EXP_IO_48	V2	J6.6	LVTTL
29	EXP_IO_49	W2	J6.9	LVTTL
31	EXP_IO_50	T9	J6.8	LVTTL
33	EXP_IO_51	U9	J6.11	LVTTL
35	EXP_IO_52	V3	J6.10	LVTTL
37	EXP_IO_53	V4	J6.13	LVTTL
39	EXP_IO_54	W1	J6.12	LVTTL

Table 2-12: Lower Middle Expansion Header Pinout (Continued)

J3 Pin	Signal	FPGA Pin	Digilent EXP Pin	IO Type
41	EXP_IO_55	Y1	J6.15	LVTTL
43	EXP_IO_56	U7	J6.14	LVTTL
45	EXP_IO_57	U8	J6.17	LVTTL
47	EXP_IO_58	V5	J6.16	LVTTL
49	EXP_IO_59	V6	J6.19	LVTTL
51	VCC3V3	–	J5.3 J6.3	–
53	VCC3V3	–	J5.3 J6.3	–
55	VCC3V3	–	J5.3 J6.3	–
57	VCC2V5	–	–	–
59	VCC2V5	–	–	–
2	GND	–	J5.1 J6.1	–
4	GND	–	J5.1 J6.1	–
6	GND	–	J5.1 J6.1	–
8	GND	–	J5.1 J6.1	–
10	GND	–	J5.1 J6.1	–
12	GND	–	J5.1 J6.1	–
14	GND	–	J5.1 J6.1	–
16	GND	–	J5.1 J6.1	–
18	GND	–	J5.1 J6.1	–
20	GND	–	J5.1 J6.1	–
22	GND	–	J5.1 J6.1	–
24	GND	–	J5.1 J6.1	–
26	GND	–	J5.1 J6.1	–
28	GND	–	J5.1 J6.1	–
30	GND	–	J5.1 J6.1	–
32	GND	–	J5.1 J6.1	–
34	GND	–	J5.1 J6.1	–
36	GND	–	J5.1 J6.1	–
38	GND	–	J5.1 J6.1	–
40	GND	–	J5.1 J6.1	–
42	GND	–	J5.1 J6.1	–

Table 2-12: Lower Middle Expansion Header Pinout (Continued)

J3 Pin	Signal	FPGA Pin	Digilent EXP Pin	IO Type
44	GND	–	J5.1 J6.1	–
46	GND	–	J5.1 J6.1	–
48	GND	–	J5.1 J6.1	–
50	GND	–	J5.1 J6.1	–
52	GND	–	J5.1 J6.1	–
54	GND	–	J5.1 J6.1	–
56	GND	–	J5.1 J6.1	–
58	GND	–	J5.1 J6.1	–
60	GND	–	J5.1 J6.1	–

Table 2-13: Bottom Expansion Header Pinout

J4 Pin	Signal	FPGA Pin	Digilent EXP Pin	IO Type
1	VCC5V0	–	J5.2 J6.2	–
3	VCC5V0	–	J5.2 J6.2	–
5	VCC3V3	–	J5.3 J6.3	–
7	VCC3V3	–	J5.3 J6.3	–
9	VCC3V3	–	J5.3 J6.3	–
11	EXP_IO_60	Y2	J6.18	LVTTL
13	EXP_IO_61	AA2	J6.21	LVTTL
15	EXP_IO_62	V7	J6.20	LVTTL
17	EXP_IO_63	V8	J6.23	LVTTL
19	EXP_IO_64	W3	J6.22	LVTTL
21	EXP_IO_65	W4	J6.25	LVTTL
23	EXP_IO_66	AA1	J6.24	LVTTL
25	EXP_IO_67	AB1	J6.27	LVTTL
27	EXP_IO_68	W5	J6.26	LVTTL
29	EXP_IO_69	W6	J6.29	LVTTL
31	EXP_IO_70	Y4	J6.28	LVTTL
33	EXP_IO_71	Y5	J6.31	LVTTL
35	EXP_IO_72	AA3	J6.30	LVTTL
37	EXP_IO_73	AA4	J6.33	LVTTL

Table 2-13: Bottom Expansion Header Pinout (Continued)

J4 Pin	Signal	FPGA Pin	Digilent EXP Pin	IO Type
39	EXP_IO_74	W7	J6.32	LVTTL
41	EXP_IO_75	W8	J6.35	LVTTL
43	EXP_IO_76	AB3	J6.34	-v
45	EXP_IO_77	AB4	-	-
47	EXP_IO_78	AB2	-	-
49	EXP_IO_79	AC2	-	-
51	VCC3V3	-	J5.3 J6.3	-
53	VCC3V3	-	J5.3 J6.3	-
55	VCC3V3	-	J5.3 J6.3	-
57	VCC5V0	-	J5.2 J6.2	-
59	VCC5V0	-	J5.2 J6.2	-
2	GND	-	J5.1 J6.1	-
4	GND	-	J5.1 J6.1	-
6	GND	-	J5.1 J6.1	-
8	GND	-	J5.1 J6.1	-
10	GND	-	J5.1 J6.1	-
12	GND	-	J5.1 J6.1	-
14	GND	-	J5.1 J6.1	-
16	GND	-	J5.1 J6.1	-
18	GND	-	J5.1 J6.1	-
20	GND	-	J5.1 J6.1	-
22	GND	-	J5.1 J6.1	-
24	GND	-	J5.1 J6.1	-
26	GND	-	J5.1 J6.1	-
28	GND	-	J5.1 J6.1	-
30	GND	-	J5.1 J6.1	-
32	GND	-	J5.1 J6.1	-
34	GND	-	J5.1 J6.1	-
36	GND	-	J5.1 J6.1	-
38	GND	-	J5.1 J6.1	-
40	GND	-	J5.1 J6.1	-

Table 2-13: Bottom Expansion Header Pinout (Continued)

J4 Pin	Signal	FPGA Pin	Digilent EXP Pin	IO Type
42	GND	–	J5.1 J6.1	–
44	GND	–	J5.1 J6.1	–
46	GND	–	J5.1 J6.1	–
48	GND	–	J5.1 J6.1	–
50	GND	–	J5.1 J6.1	–
52	GND	–	J5.1 J6.1	–
54	GND	–	J5.1 J6.1	–
56	GND	–	J5.1 J6.1	–
58	GND	–	J5.1 J6.1	–
60	GND	–	J5.1 J6.1	–

Table 2-14: Left Digilent Expansion Connector Pinout

J5 PIN	Signal	FPGA Pin	Expansion Header Pin	IO Type
1	GND	–	J1-4 EVEN PINS	–
3	VCC3V3	–	–	–
5	EXP_IO_9	N5	J1.29	LVTTTL
7	EXP_IO_11	L4	J1.33	LVTTTL
9	EXP_IO_13	N2	J1.37	LVTTTL
11	EXP_IO_15	R9	J1.41	LVTTTL
13	EXP_IO_17	M3	J1.45	LVTTTL
15	EXP_IO_19	P1	J1.49	LVTTTL
17	EXP_IO_21	P7	J2.13	LVTTTL
19	EXP_IO_23	N3	J2.17	LVTTTL
21	EXP_IO_25	P2	J2.21	LVTTTL
23	EXP_IO_27	R7	J2.25	LVTTTL
25	EXP_IO_29	P4	J2.29	LVTTTL
27	EXP_IO_31	T2	J2.33	LVTTTL
29	EXP_IO_33	R5	J2.37	LVTTTL
31	EXP_IO_35	R3	J2.41	LVTTTL
33	EXP_IO_37	V1	J2.45	LVTTTL
35	EXP_IO_39	T6	J2.49	LVTTTL

Table 2-14: Left Digilent Expansion Connector Pinout (Continued)

J5 PIN	Signal	FPGA Pin	Expansion Header Pin	IO Type
31	EXP_IO_35	R3	J2.41	LVTTL
33	EXP_IO_37	V1	J2.45	LVTTL
35	EXP_IO_39	T6	J2.49	LVTTL
37	EXP_IO_41	T4	J3.13	LVTTL
39	EXP_IO_43	U3	J3.17	LVTTL
2	VCC5V0	–		–
4	EXP_IO_8	N6	J1.27	LVTTL
6	EXP_IO_10	L5	J1.31	LVTTL
8	EXP_IO_12	M2	J1.35	LVTTL
10	EXP_IO_14	P9	J1.39	LVTTL
12	EXP_IO_16	M4	J1.43	LVTTL
14	EXP_IO_18	N1	J1.47	LVTTL
16	EXP_IO_20	P8	J2.11	LVTTL
18	EXP_IO_22	N4	J2.15	LVTTL
20	EXP_IO_24	P3	J2.19	LVTTL
22	EXP_IO_26	R8	J2.23	LVTTL
24	EXP_IO_28	P5	J2.27	LVTTL
26	EXP_IO_30	R2	J2.31	LVTTL
28	EXP_IO_32	R6	J2.35	LVTTL
30	EXP_IO_34	R4	J2.39	LVTTL
32	EXP_IO_36	U1	J2.43	LVTTL
34	EXP_IO_38	T5	J2.47	LVTTL
36	EXP_IO_40	T3	J3.11	LVTTL
38	EXP_IO_42	U2	J3.13	LVTTL
40	EXP_IO_44	U7	J3.19	LVTTL

Table 2-15: Right Digilent Expansion Connector Pinout

J5 PIN	Signal	FPGA Pin	Expansion Header Pin	IO Type
1	GND	–	J1-4 EVEN PINS	–
3	VCC3V3	–	–	–
5	EXP_IO_45	T8	J3.21	LVTTL

Table 2-15: Right Diligent Expansion Connector Pinout (Continued)

J5 PIN	Signal	FPGA Pin	Expansion Header Pin	IO Type
7	EXP_IO_47	U5	J3.25	LVTTL
9	EXP_IO_49	W2	J3.29	LVTTL
11	EXP_IO_51	U9	J3.33	LVTTL
13	EXP_IO_53	V4	J3.37	LVTTL
15	EXP_IO_55	Y1	J3.41	LVTTL
17	EXP_IO_57	U8	J3.45	LVTTL
19	EXP_IO_59	V6	J3.49	LVTTL
21	EXP_IO_61	AA2	J4.13	LVTTL
23	EXP_IO_63	V8	J4.17	LVTTL
25	EXP_IO_65	W4	J4.21	LVTTL
27	EXP_IO_67	AB1	J4.25	LVTTL
29	EXP_IO_69	W6	J4.29	LVTTL
31	EXP_IO_71	Y5	J4.33	LVTTL
33	EXP_IO_73	AA4	J4.37	LVTTL
35	EXP_IO_75	W8	J4.41	LVTTL
37	FPGA_TMS	H8	–	LVTTL
39	LS_EXP_TDO	–	–	LVTTL
2	VCC5V0	–	–	–
4	EXP_IO_46	U4	J3.23	LVTTL
6	EXP_IO_48	V2	J3.27	LVTTL
8	EXP_IO_50	T9	J3.31	LVTTL
10	EXP_IO_52	V3	J3.35	LVTTL
12	EXP_IO_54	W1	J3.39	LVTTL
14	EXP_IO_56	U7	J3.43	LVTTL
16	EXP_IO_58	V5	J3.47	LVTTL
18	EXP_IO_60	Y2	J4.11	LVTTL
20	EXP_IO_62	V7	J4.15	LVTTL
22	EXP_IO_64	W3	J4.19	LVTTL
24	EXP_IO_66	AA1	J4.23	LVTTL
26	EXP_IO_68	W5	J4.27	LVTTL
28	EXP_IO_70	Y4	J4.31	LVTTL

Table 2-15: Right Digilent Expansion Connector Pinout (Continued)

J5 PIN	Signal	FPGA Pin	Expansion Header Pin	IO Type
30	EXP_IO_72	AA3	J4.35	LVTTL
32	EXP_IO_74	W7	J4.39	LVTTL
34	EXP_IO_74	AB3	J4.43	LVTTL
36	JTAG_EXP_SEL	–	–	LVTTL
38	FPGA_TCK	G7	–	LVTTL
40	FPGA_TDO	F5	–	LVTTL

Table 2-16: High-Speed Digilent Expansion Connector Pinout

J37 PIN	Signal	FPGA Pin	Differential Pair	I/O Type
A01	VCC3V3	–	–	–
A02	VCC3V3	–	–	–
A03	FPGA_TMS	–	–	–
A04	HS_JTAG_EXP_SEL	–	–	–
A05	HS_EXP_TDO	–	–	–
A06	HS_IO_1	AF6	31P_3	LVTTL
A07	HS_IO_2	AE5	31N_3	LVTTL
A08	HS_IO_3	AB8	32P_3	LVTTL
A09	HS_IO_4	AB7	32N_3	LVTTL
A10	HS_IO_5	AE4	33P_3	LVTTL
A11	HS_IO_6	AE3	33N_3	LVTTL
A12	HS_IO_7	AF4	34P_3	LVTTL
A13	HS_IO_8	AF3	34N_3	LVTTL
A14	HS_IO_9	AC6	35P_3	LVTTL
A15	HS_IO_10	AC5	35N_3	LVTTL
A16	HS_IO_11	AF2	36P_3	LVTTL
A17	HS_IO_12	AF1	36N_3	LVTTL
A18	HS_IO_13	AD4	37P_3	LVTTL
A19	HS_IO_14	AD3	37N_3	LVTTL
A20	HS_IO_15	AA8	38P_3	LVTTL
A21	HS_IO_16	AA7	38N_3	LVTTL
A22	HS_IO_17	AE2	39P_3	LVTTL

Table 2-16: High-Speed Diligent Expansion Connector Pinout (Continued)

J37 PIN	Signal	FPGA Pin	Differential Pair	I/O Type
A23	HS_IO_18	AE1	39N_3	LVTTTL
A24	HS_IO_19	AB6	40P_3	LVTTTL
A25	HS_IO_20	AB5	40N_3	LVTTTL
A26	HS_IO_21	Y8	41P_3	LVTTTL
A27	HS_IO_22	Y7	41N_3	LVTTTL
A28	HS_IO_23	AD2	42P_3	LVTTTL
A29	HS_IO_24	AD1	42N_3	LVTTTL
A30	HS_IO_25	L7	41P_2	LVTTTL
A31	HS_IO_26	L8	41N_2	LVTTTL
A32	HS_IO_27	G1	40P_2	LVTTTL
A33	HS_IO_28	G2	40N_2	LVTTTL
A34	HS_IO_29	G3	39P_2	LVTTTL
A35	HS_IO_30	G4	39N_2	LVTTTL
A36	HS_IO_31	J5	38P_2	LVTTTL
A37	HS_IO_32	J6	38P_2	LVTTTL
A38	HS_IO_33	F1	37P_2	LVTTTL
A39	HS_IO_34	F2	37P_2	LVTTTL
A40	HS_IO_35	F3	36P_2	LVTTTL
A41	HS_IO_36	F4	36N_2	LVTTTL
A42	HS_IO_37	K7	35P_2	LVTTTL
A43	HS_IO_38	K8	35N_2	LVTTTL
A44	HS_IO_39	E1	34P_2	LVTTTL
A45	HS_IO_40	E2	34N_2	LVTTTL
A46	GND	–	–	–
A47	HS_CLKOUT	E4	33N_2	LVTTTL
A48	GND	–	–	–
A49	VCC5V0	–	–	–
A50	VCC5V0	–	–	–
B01	SHIELD	–	–	–
B02	GND	–	–	–
B03	LS_EXP_FPGA_TDO	–	–	–

Table 2-16: High-Speed Digilent Expansion Connector Pinout (Continued)

J37 PIN	Signal	FPGA Pin	Differential Pair	I/O Type
B04	FPGA_TCK	–	–	–
B05-B45	GND	–	–	–
B46	HS_CLKIN	B16 (GCLK6S)	No_Pair	LVCN50M25
B47	GND	–	–	–
B48	HS_CLKIO	E3	33P_2	LVTTL
B49	VCC5V5	–	–	–
B50	SHIELD	–	–	–

Using the CPU Debug Port and CPU Reset

The CPU Debug port (J36) is a right angle header that provides connections to the debugging resources of the PowerPC 405 CPU core.

The PowerPC 405 CPU cores include dedicated debug resources that support a variety of debug modes for debugging during hardware and software development. These debug resources include:

- Internal debug mode for use by ROM monitors and software debuggers
- External debug mode for use by JTAG debuggers
- Debug wait mode, which allows the servicing of interrupts while the processor appears to be stopped
- Real-time trace mode, which supports event triggering for real time tracing

Debug modes and events are controlled using debug registers in the processor. The debug registers are accessed either through software running on the processor or through the JTAG port. The debug modes, events, controls, and interfaces provide a powerful combination of debug resources for hardware and software development tools.

The JTAG port interface supports the attachment of external debug tools, such as the powerful ChipScope™ Integrated Logic Analyzer, a powerful tool providing logic analyzer capabilities for signals inside an FPGA, without the need for expensive external instrumentation. Using the JTAG test access port, a debug tool can single-step the processor and examine the internal processor state to facilitate software debugging. This capability complies with standard JTAG hardware for boundary scan system testing.

External debug mode can be used to alter normal program execution. It provides the ability to debug system hardware as well as software. The mode supports multiple functions: starting and stopping the processor, single-stepping instruction execution, setting breakpoints, as well as monitoring processor status. Access to processor resources is provided through the CPU Debug Port.

The PPC405 JTAG Debug Port supports the four required JTAG signals: CPU_TCK, CPU_TMS, CPU_TDO, and CPU_TDI. It also implements the optional CPU_TRST signal. The frequency of the JTAG clock signal, CPU_TCK, can range from 0 MHz up to one-half of the processor clock frequency. The JTAG debug port logic is reset at the same time the system is reset, using the CPU_TRST signal. When CPU_TRST is asserted, the JTAG TAP controller returns to the test-logic reset state.

Figure 2-15 shows the pinout of the header used to debug the operation of software in the CPU. This is accomplished using debug tools, such as the Xilinx Parallel Cable IV or third party tools.




Figure 2-15: CPU Debug Connector Pinouts


The JTAG debug resources are not hardwired to specific pins and are available for attachment in the FPGA fabric, making it possible to route these signals to whichever FPGA pins the user prefers to use. The signal-pin connections used on the XUP Virtex-II Pro Development System are identified in Table 2-17 along with the recommended I/O characteristics. Level shifting circuitry is provided for all signals to convert from the 3.3V levels at the connector to the 2.5V levels at the FPGA.

Table 2-17: CPU Debug Port Connections and CPU Reset

Signal	Direction	FPGA Pin	I/O Type	DRIVE	Slew
PROC_RESET_Z	I	AH5	LVTTL	–	–
CPU_TDO	O	AG16	LVC MOS25	12 mA	SLOW
CPU_TDI	I	AF15	LVC MOS25	–	–
CPU_TMS	I	AJ16	LVC MOS25	–	–
CPU_TCK	I	AG15	LVC MOS25	–	–
CPU_TRST	I	AC21	LVC MOS25	–	–
CPU_HALT_Z	I	AJ23	LVC MOS25	–	–

The RESET_RELOAD pushbutton (SW1) provides two different functions depending on how long the switch is depressed. If the switch is activated for more than 2 seconds, the XUP Virtex-II Pro Development System undergoes a complete reset and reloads the selected configuration. If, however, the switch is activated for less than 2 seconds, a

processor reset pulse of 100 microseconds is applied to the PROCESSOR_RESET_Z signal. The RESET_RELOAD circuit is shown in Figure 2-16.



ug069_16_021505

Figure 2-16: RELOAD and CPU RESET Circuit

Using the Serial Ports

Serial ports are useful as simple, low-speed interfaces. These ports can provide communication between a Host machine and a Peripheral machine, or Host-to-Host communications. The XUP Virtex-II Pro Development System provides two different types of serial ports, a single RS-232 port and two PS/2 ports.


The RS-232 standard specifies output voltage levels between -5V to -15V for a logical 1, and +5V to +15V for a logical 0. Inputs must be compatible with voltages in the range -3V to -15V for a logical 1 and +3V to +15V for a logical 0. This ensures that data is correctly read even at the maximum cable length of 50 feet. These signaling levels are outside the range of voltages that can be supported by the Virtex-II Pro family of FPGAs, requiring the use of a transceiver. The connector is a DCE-style that allows the use of a straight-through 9-pin serial cable to connect to the DTE-style serial port connector available on most personal computers and workstations. A null-modem cable is **not** required. Figure 2-17 shows the implementation of the serial port used on the XUP Virtex-II Pro Development System.

The MAX3388E is a 2.5V powered device that operates as a transceiver to shift the signaling levels from the voltages supported by the FPGA to those required by the RS-232 specification. The MAX3388E has two receivers and three transmitters and is capable of running at data rates up to 460 kb/s while maintaining RS-232-compliant output levels.

There are five signals from the FPGA to the RS-232 serial port: RS232_TX_DATA, RS232_DSR_OUT, RS232_CTS_OUT, RS232_RX_DATA, and RS232_RTS_IN. The Transmit Data and Receive Data provide bidirectional data transmission, while Request To Send, Clear To Send, and Data Set Ready provide for hardware flow control across the serial link. Table 2-17 identifies the RS-232 signal connections to the FPGA.

IBM developed the PS/2 ports for peripherals as an alternative to serial ports and dedicated keyboard ports. These ports have become standard connectors on PCs for connecting both keyboards and mice. They use a 6-pin mini-DIN connector and a bidirectional synchronous serial interface, with a bidirectional data signal and a unidirectional clock. The XUP Virtex-II Pro Development System provides two PS/2 ports, for keyboard and mouse attachment. The PC mouse and keyboard use the two-wire RS/2 serial bus to communicate with the host FPGA. The PS/2 bus includes both clock and data with identical signal timings and both user 11-bit data words that include a start bit, stop

bit, and odd parity. The data packets are organized differently for mouse and keyboard data. In addition, the keyboard interface supports bidirectional data transfer so the host device can drive the status LEDs on the keyboard.



UG069_17_021405

Figure 2-17: RS-232 Serial Port Implementation

The PS/2 port operates as a serial interface with a bidirectional data signal and a unidirectional clock signal. Both of these signals operate as open-drain signals, defaulting to a logical 1, at 5V through the use of a weak pull-up resistor. To transmit a logical 0, the signal line is actively pulled to ground. In the case of the data line, both the host and the attached peripheral are able to drive the signal low. In the case of the clock signal, only the host is able to drive the signal low, giving the host control of the speed of the interface. [Figure 2-18](#) shows the implementation of the PS/2 keyboard port used on the XUP Virtex-II Pro Development System. The implementation of the PS/2 mouse port is identical except for the signal names and the part reference designator.

The bidirectional level shifter shown in [Figure 2-18](#) is used to interconnect two sections of the PS/2 port, each section with a different power supply voltage and different logic levels. The level shifter for each signal consists of one discrete N-channel enhancement MOS-FET. The gate of the transistor must be connected to the lowest supply voltage (VCC3V3); the source connects to the signal on the lower voltage side; and the drain connects to the signal on the higher voltage side.




Figure 2-18: PS/2 Serial Port Implementation

If no device is actively pulling the signal low, the pull-up resistor pulls up the signal on the FPGA side. The gate and source of the MOS-FET are both at the same potential and the MOS-FET is not conducting. This allows the signal on the peripheral side to be pulled up by the pull-up resistor. So both sections of the signal are high, but at different voltage levels.

If the FPGA actively pulls the signal low, the MOS-FET begins to conduct and pulls the peripheral side low as well.

If the peripheral side pulls the signal low, the FPGA side is initially pulled low via the drain-substrate diode of the MOS-FET. After the threshold is passed, the MOS-FET begins to conduct and the signal is further pulled down via the conducting MOS-FET.

Table 2-18 identifies the PS/2 signal connections to the FPGA.

Table 2-18: Keyboard, Mouse, and RS-232 Connections

Signal	Direction	FPGA Pin	I/O Type	Drive	Slew
KBD_CLOCK	I/O	AG2	LVTTL	8 mA	SLOW
KBD_DATA	I/O	AG1	LVTTL	8 mA	SLOW
MOUSE_CLOCK	I/O	AD6	LVTTL	8 mA	SLOW
MOUSE_DATA	I/O	AD5	LVTTL	8 mA	SLOW
RS232_TX_DATA	O	AE7	LVCNOS25	8 mA	SLOW
RS232_RX_DATA	I	AJ8	LVCNOS25	–	–
RS232_DSR_OUT	O	AD10	LVCNOS25	8 mA	SLOW
RS232_CTS_OUT	O	AE8	LVCNOS25	8 mA	SLOW
RS232_RTS_IN	I	AK8	LVCNOS25	–	–

Using the Fast Ethernet Network Interface

The 10/100 Ethernet is a network protocol, defined by the IEEE 802.3 standard, which includes a 10 Mb/s Ethernet and a 100 Mb/s Ethernet. The XUP Virtex-II Pro Development System has been designed to support Internet connectivity using an Ethernet connection.

The Ethernet network interface is made up of three distinct components: the Media Access Controller (MAC) contained in the FPGA, a physical layer transceiver (PHY), and the Ethernet coupling magnetics.

The LXT972A (U12) is an IEEE 802.3-compliant Fast Ethernet physical layer (PHY) transceiver that supports both 100BASE-TX and 10BASE-T operation. It provides the standard Media Independent Interface (MII) for easy attachment to 10/100 (MACs). The LXT972A supports full-duplex operation at 10 Mb/s and 100 Mb/s. The operational mode can be set using auto-negotiation, parallel detection, or manual control.

The LXT972A performs all functions of the physical coding sublayer (PCS), the physical media attachment (PMA) sublayer, and the physical media dependent (PMD) sublayer for 100BASE-TX connections.

The LXT972A reads its three configuration pins on power up to check for forced operation settings. If it is not configured for forced operation at 10 Mb/s or 100 Mb/s, the device uses auto-negotiation/parallel detection to automatically determine line operating conditions. If the PHY on the other end of the link supports auto-negotiation, the LXT972A auto-negotiates with it, using fast link pulse (FLP) bursts. If the other PHY does not support auto-negotiation, the LXT972A automatically detects the presence of either link pulses (10BASE-T) or idle symbols (100BASE-TX) and sets its operating mode accordingly.

The LXT972A configuration pins are set to allow for auto-negotiation, 10 Mb/s or 100 Mb/s, full-duplex or half-duplex operation. These settings can be overridden by setting control bits in the Media Independent Interface (MII) registers.

The slew rate of the transmitter outputs is controlled by the two slew control inputs. It is recommended that the slowest slew rate be set by driving both of the slew inputs with a logical 1.

Three LEDs are available to provide visual status information about the Ethernet link connection. If a link has been established, the LINK UP LED is turned on. If the link is a 100 Mb/s link, then the SPEED LED also turns on. The RX_DATA LED blinks, indicating that packets are being received. Setting control bits in the MII registers can alter the function of the three LEDs.

The LX972A provides the interface to the physical media; the MAC resides in the FPGA and is available as an IP core.

The 10/100 Ethernet requires transformer coupling between the PHY and the RJ-45 connector to provide electrical protection to the system. The magnetics used on the XUP Virtex-II Pro Development System are integrated into the RJ45 connector (J10) from the FastJack™ series of connectors from Halo Electronics, Inc. The HFJ11-2450 provides a significant real estate reduction over non-integrated solutions. [Table 2-18](#) identifies the connections between the FPGA and the PHY.

The type of network cable that is used with the XUP Virtex-II Pro Development System depends on how the system is connected to the network. If the XUP Virtex-II Pro Development System is connected directly to a host computer, then a cross-over Ethernet cable is required. However, if the system is connected to the network through a hub or router, then a normal straight-through Ethernet cable is required.

Figure 2-19 provides a block diagram of the Ethernet interface.




Figure 2-19: 10/100 Ethernet Interface Block Diagram

The XUP Virtex-II Pro Development System includes a Dallas Semiconductor DS2401P Silicon Serial Number (U13). This device provides a unique identity for each circuit board which can be determined with a minimal electronic interface. The DS2401P consists of a factory laser programmed, 64-bit ROM that includes a unique 48-bit serial number, an 8-bit CRC, and an 8-bit family device code. Data is transferred serially via the 1-Wire protocol, which requires only a single data lead and a ground return. Power for reading the device is derived from the data line with no requirement for an additional power supply. The unique 48-bit serial number should not be used as the MAC address for the Ethernet interface, because this number has not been registered as a valid Ethernet MAC address. The XUP Virtex-II Pro Development System printed circuit board includes a label that contains the board serial number, obtained from the DS2401P Silicon Serial Number, as well as a valid Ethernet MAC address that has been registered with the IEEE. Xilinx maintains a cross reference list matching the board serial number with the assigned Ethernet MAC address on the XUP Virtex-II Pro Development System support Web page.

Xilinx provides the IP for the 1-Wire interface and application note [XAPP198](#) *Synthesizable FPGA Interface for Retrieving ROM Number from 1-Wire Devices* describes this interface.

Table 2-19: 10/100 ETHERNET Connections

Signal	Direction	FPGA Pin	I/O Type	Drive	Slew
TX_DATA[0]	O	J7	LVTTL	8 mA	SLOW
TX_DATA[1]	O	J8	LVTTL	8 mA	SLOW
TX_DATA[2]	O	C1	LVTTL	8 mA	SLOW
TX_DATA[3]	O	C2	LVTTL	8 mA	SLOW
TX_ERROR	O	H2	LVTTL	8 mA	SLOW

Table 2-19: 10/100 ETHERNET Connections (Continued)

Signal	Direction	FPGA Pin	I/O Type	Drive	Slew
TX_CLOCK	I	D3	LVTTTL	–	–
TX_ENABLE	O	C4	LVTTTL	8 mA	SLOW
RX_DATA[0]	I	K6	LVTTTL	–	–
RX_DATA[1]	I	K5	LVTTTL	–	–
RX_DATA[2]	I	J1	LVTTTL	–	–
RX_DATA[3]	I	K1	LVTTTL	–	–
RX_DATA_VALID	I	M7	LVTTTL	–	–
RX_ERROR	I	J2	LVTTTL	–	–
RX_CLOCK	I	M8	LVTTTL	–	–
ENET_RESET_Z	O	G6	LVTTTL	8 mA	SLOW
CARRIER_SENSE	I	C5	LVTTTL	–	–
COL_DETECT	I	D5	LVTTTL	–	–
ENET_SLEW0	O	B3	LVTTTL	8 mA	SLOW
ENET_SLEW1	O	A3	LVTTTL	8 mA	SLOW
MDIO	I/O	M5	LVTTTL	8 mA	SLOW
MDC	O	M6	LVTTTL	8 mA	SLOW
MDINIT_Z	I	G5	LVTTTL	–	–
PAUSE	O	J4	LVTTTL	8 mA	SLOW
SSN_DATA	I	J3	LVTTTL	8 mA	SLOW

Using System ACE Controllers for Non-Volatile Storage

In addition to programming the FPGA and storing bitstreams, the System ACE controller can be used for general-purpose non-volatile storage. Each System ACE controller provides an MPU interface to allow a microprocessor to access the attached CompactFlash or IBM Microdrive, allowing this storage media to be used as a file system.

The MPU interface provides a useful means of monitoring the status of and controlling the System ACE controller, as well as CompactFlash card READ/WRITE data. The MPU is not required for normal operation, but when it is used, it provides numerous capabilities. This interface enables communication between an MPU device, a CompactFlash card, and the FPGA target system.

The MPU interface is composed of a set of registers that provide a means for communicating with CompactFlash control logic, configuration control logic, and other resources in the System ACE controller. This interface can be used to read the identity of a CompactFlash device and read/write sectors from or to a CompactFlash device.

The MPU interface can also be used to control configuration flow. It enables monitoring of the configuration status and error conditions. The MPU interface can be used to delay

configuration, start configuration, select the source of configuration, control the bitstream revision, and reset the device.

For the System ACE controller to be properly synchronized with the MPU, the clocks must be synchronized. The clock traces on the XUP Virtex-II Pro Development System that drive the System ACE controller and the MPU interface sections of are matched in length to maintain the required timing relationship.

The System ACE controller has very specific requirements for the way the file system is created on the CompactFlash device. The FAT file system processing code cannot handle more than one ROOT directory sector, 512 bytes, or 16 32-bit file/directory entries. If the ROOT directory has more than 16 file/directory entries (including deleted entries), the System ACE controller does not function properly. In addition, the System ACE controller cannot handle CompactFlash devices whose FAT file system is set up with 1 cluster = 1 sector = 512 bytes.

The CompactFlash device must be formatted so that 1 cluster > 512 bytes, and the boot parameter block must be setup with only 1 reserved sector. It is typical of newer operating systems to format CompactFlash devices with more than 1 reserved sector.

The workaround for these System ACE controller requirements is to format the card with a utility such as `mkdosfs` found at <http://www.mager.org/mkdosfs/>

The following command line produces the correct format on drive X: with a volume name of `XLNX_XUP`.

```
C:\> mkdosfs -v -F 16 -R 1 -s 2 -n XLNX_XUP X: (for a 16 MB CF card)
C:\> mkdosfs -v -F 16 -R 1 -s 8 -n XLNX_XUP X: (for a 128 MB CF card)
C:\> mkdosfs -v -F 16 -R 1 -s 16 -n XLNX_XUP X: (for a 512 MB CF card)
C:\> mkdosfs -v -F 16 -R 1 -s 64 -n XLNX_XUP X: (for a 1 GB microdrive)
```

For more information on the System ACE MPU interface, consult the *System ACE CompactFlash Solution (DS080)* data sheet.

Table 2-20 outlines the MPU interface connections between the FPGA and the System ACE controller.

Table 2-20: System ACE Connections

Signal	Direction	System ACE Pin	FPGA Pin	I/O Type	Drive
CF_MPA[0]	O	70	AF21	LVC MOS25	8 mA
CF_MPA[1]	O	69	AG21	LVC MOS25	8 mA
CF_MPA[2]	O	68	AC19	LVC MOS25	8 mA
CF_MPA[3]	O	67	AD19	LVC MOS25	8 mA
CF_MPA[4]	O	45	AE22	LVC MOS25	8 mA
CF_MPA[5]	O	44	AE21	LVC MOS25	8 mA
CF_MPA[6]	O	46	AH22	LVC MOS25	8 mA
CF_MPD[0]	I/O	66	AE15	LVC MOS25	8 mA
CF_MPD[1]	I/O	65	AD15	LVC MOS25	8 mA
CF_MPD[2]	I/O	63	AG14	LVC MOS25	8 mA

Table 2-20: System ACE Connections (Continued)

Signal	Direction	System ACE Pin	FPGA Pin	I/O Type	Drive
CF_MPD[3]	I/O	62	AF14	LVC MOS25	8 mA
CF_MPD[4]	I/O	61	AE14	LVC MOS25	8 mA
CF_MPD[5]	I/O	60	AD14	LVC MOS25	8 mA
CF_MPD[6]	I/O	59	AC15	LVC MOS25	8 mA
CF_MPD[7]	I/O	58	AB15	LVC MOS25	8 mA
CF_MPD[8]	I/O	56	AJ9	LVC MOS25	8 mA
CF_MPD[9]	I/O	53	AH9	LVC MOS25	8 mA
CF_MPD[10]	I/O	52	AE10	LVC MOS25	8 mA
CF_MPD[11]	I/O	51	AE9	LVC MOS25	8 mA
CF_MPD[12]	I/O	50	AD12	LVC MOS25	8 mA
CF_MPD[13]	I/O	49	AC12	LVC MOS25	8 mA
CF_MPD[14]	I/O	48	AG10	LVC MOS25	8 mA
CF_MPD[15]	I/O	47	AF10	LVC MOS25	8 mA
CF_MP_CE_Z	O	42	AB16	LVC MOS25	8 mA
CF_MP_OE_Z	O	77	AD17	LVC MOS25	8 mA
CF_MP_WE_Z	O	76	AC16	LVC MOS25	8 mA
CF_MPIRQ	I	41	AD16	LVC MOS25	-
CF_MPBRDY	I	39	AE16	LVC MOS25	-

Using the Multi-Gigabit Transceivers

The embedded RocketIO™ multi-gigabit transceiver core is based on Mindspeed's SkyRail™ technology. Eight transceiver cores are available in each of the FPGAs that can be used on the XUP Virtex-II Pro Development System.

The transceiver core is designed to operate at any baud rate in the range of 622 Mb/s to 3.125 Gb/s per channel. Only four of the available eight channels are used on the XUP Virtex-II Pro Development System. Three channels are equipped with low-costs Serial Advanced Technology Attachment (SATA) connectors and the fourth channel terminates at user-supplied Sub-Miniature A (SMA) connectors. The SATA channels are split into two interface formats, two HOST ports (J16, J18), and a TARGET port (J17). The TARGET port interchanges the transmit and receive differential pairs to allow two XUP Virtex-II Pro Development Systems to be connected as a simple network, or multiple XUP Virtex-II Pro Development Systems to be connected in a ring. The SATA specification requires an out-of-band signalling state that is to be used when the channel is idle. This capability is not directly provided by the MGTs. Two resistors, an FET transistor, and two AC coupling capacitors along with special idle state control signals add the out-of-band IDLE state signaling capability to the MGTs. Additional off-board hardware can be required to properly interface to generic SATA disk drives.

The fourth MGT channel pair terminates on user-supplied SMA connectors (J19-22) and can be driven by a user-supplied differential clock input pair, EXTERNAL_CLOCK_P and EXTERNAL_CLOCK_N provided on SMA connectors (J23-24). This EXTERNAL_CLOCK can be used to clock the SATA ports if non-standard signaling rates are required. The MGT connections are shown in Table 2-20.

For the user to take advantage of the fourth MGT channel, four SMA connectors must be installed at J19-J22. These SMA connectors can be purchased from Digikey under the part number A24691-ND. Figure 2-20 identifies the location of the external differential clock inputs.




Figure 2-20: SMA-based MGT Connections

There are eight clock inputs into each RocketIO™ transceiver instantiation. REFCLK and BREFCLK are reference clocks generated from an external source and presented to the FPGA as differential inputs. The reference clocks connect to the REFCLK or BREFCLK ports on the RocketIO MGT. While only one of these reference clocks is needed to drive the MGT, BREFCLK or BREFCLK2 must be used for serial speeds of 2.5 Gb/s or greater.

At speeds of 2.5 Gb/s or greater, REFCLK configuration introduces more than the maximum allowable jitter to the RocketIO transceiver. For these higher speeds, BREFCLK configuration is required. The BREFCLK configuration uses dedicated routing resources that reduce jitter. BREFCLK enters the FPGA through a dedicated clock input buffer. BREFCLK can connect to the BREFCLK inputs of the MGT and the CLKIN input of a DCM for creation of user clocks.

The SATA data rate is less than 2.5 Gb/s so the 75 MHz clocks could have been supplied in the REFCLK inputs, but for consistency the BREFCLK and BREFCLK2 clock inputs are used for the on-board and user-supplied MGT clocks as shown in Table 2-21.

Table 2-21: SATA and MGT Signals

Signal	MGT Location	PAD Name	I/O Pin	Notes
SATA_PORT0_TXN	MGT_X0Y1	TXNPAD4	A27	HOST
SATA_PORT0_TXP	MGT_X0Y1	TXPPAD4	A26	–
SATA_PORT0_RXN	MGT_X0Y1	RXNPAD4	A24	–
SATA_PORT0_RXP	MGT_X0Y1	RXPPAD4	A25	–

Table 2-21: SATA and MGT Signals (Continued)

Signal	MGT Location	PAD Name	I/O Pin	Notes
SATA_PORT0_IDLE	–	–	B15	–
SATA_PORT1_TXN	MGT_X1Y1	TXNPAD6	A20	TARGET
SATA_PORT1_TXP	MGT_X1Y1	TXPPAD6	A19	–
SATA_PORT1_RXN	MGT_X1Y1	RXNPAD6	A17	–
SATA_PORT1_RXP	MGT_X1Y1	RXPPAD6	A18	–
SATA_PORT1_IDLE	–	–	AK3	–
SATA_PORT2_TXN	MGT_X2Y1	TXNPAD7	A14	HOST
SATA_PORT2_TXP	MGT_X2Y1	TXPPAD7	A13	–
SATA_PORT2_RXN	MGT_X2Y1	RXNPAD7	A11	–
SATA_PORT2_RXP	MGT_X2Y1	RXPPAD7	A12	–
SATA_PORT2_IDLE	–	–	C15	–
MGT_TXN	MGT_X3Y1	TXNPAD9	A7	USER
MGT_TXP	MGT_X3Y1	TXPPAD9	A6	–
MGT_RXN	MGT_X3Y1	RXNPAD9	A4	–
MGT_RXP	MGT_X3Y1	RXPPAD9	A5	–
MGT_CLK_N	–	–	G16	BREFCLK
MGT_CLK_P	–	–	F16	–
EXTERNAL_CLOCK_N	–	–	F15	BREFCLK2
EXTERNAL_CLOCK_P	–	–	G15	–

The RocketIO MGTs utilize differential signaling between the transmit and receive data ports to minimize the effects of common mode noise and signal crosstalk. With the use of high-speed serial transceivers, the interconnect media causes degradation of the signal at the receiver. Effects such as inter-symbol interference (ISI) or data dependent jitter are produced. This loss can be large enough to degrade the eye pattern opening at the receiver beyond that which results in reliable data transmission. The RocketIO MGTs allow the user to set the initial differential voltage swing and signal pre-emphasis to negate a portion of the signal degradation to increase the reliability of the data transmission.

In pre-emphasis, the initial differential voltage swing is boosted to create a stronger rising or falling waveform. This method compensates for high frequency loss in the transmission media that would otherwise limit the magnitude of the received waveform.

The initial differential voltage swing and signal pre-emphasis are set by two user-defined RocketIO transceiver attributes. The TX_DIFF_CTRL attribute sets the voltage difference between the differential lines, and the TX_PREEMPHASIS attribute sets the output driver pre-emphasis.

Xilinx recommends setting the TX_DIF_CTRL attribute to 600 (600 mV) and the TXPREEMPHASIS attribute to 2 (25%) when SATA cables of 1.0 or less meters in length are used to connect the MGT host to the MGT target. Typical eye diagrams for 1.5 Gb/s data

transmission using 0.5 meter and 1.0 meter SATA cables are shown in Figure 2-21 and Figure 2-22.




Figure 2-21: 1.5 Gb/s Serial Data Transmission over 0.5 meter of SATA Cable




Figure 2-22: 1.5 Gb/s Serial Data Transmission over 1.0 meter of SATA Cable

Configuring the FPGA from the Embedded USB Configuration Port

The XUP Virtex-II Pro Development System contains an embedded version of the Platform Cable USB for the purpose of configuration and programming the Virtex-II Pro FPGA and the Platform FLASH PROM using an off-the-shelf high-speed USB A-B cable.

Configuration and programming are supported by iMPACT (v6.3.01i or later) download software using Boundary Scan (IEEE 1149.1/IEEE 1532) mode. Target clock speeds are selectable from 750 kHz to 24 MHz.

The host computer must contain a USB host controller with one or more USB ports. The controller can reside on the mother board or can be added using an expansion card or PCMCIA/CARDBUS adapter.

The host operating system must be either Windows 2000 (SP4 or later) or Windows XP (SP1 or later). IMPACT v6.3.01I and ChipScope Pro are not supported by earlier versions of Windows.

The embedded Platform Cable USB interface is designed to take full advantage of the bandwidth of USB 2.0 ports. It is also backward compatible with USB 1.1 ports. The interface is self-powered and consumes no power from the host hub. It is enumerated as a high-speed device on USB 2.0 hubs or a full-speed device on USB 1.1 hubs.

A proprietary Windows device driver is required to use the embedded Platform Cable USB. All Foundation ISE software releases and service packs beginning with version 6.3.01i incorporate this device driver. Windows does not recognize the embedded Platform Cable USB until the appropriate Foundation ISE or ChipScope Pro installation has been completed.

The embedded Platform Cable USB is a RAM-based product. Application code is downloaded each time the cable is detected by the host operating system. USB protocol guarantees that the application code is successfully transmitted. All necessary firmware files are included with every Foundation ISE software installation CD. Revised firmware can be periodically distributed in subsequent software releases.

The embedded Platform Cable USB can be attached and removed from the host computer without the need to power-down or reboot the host computer. When the embedded Platform Cable is detected by the operating system, a "Programming Cables" folder is displayed if the System Properties -> Hardware -> Device Manager dialog box is selected. A "Xilinx Platform Cable USB" entry resides in this folder as shown in [Figure A-1](#).




Figure A-1: Device Manager Cable Entry

There is no difference between the embedded Platform Cable USB implementation and the standalone Platform Cable USB hardware. The host computer operating system and iMPACT reports the attached cable as the standalone version.

The embedded Platform Cable USB can be designated as the “active” configuration cable by selecting “Output -> Cable Setup” from the iMPACT tool bar as shown in Figure A-2.




Figure A-2: iMPACT Cable Selection Drop-Down Menu

When the Cable Communications Setup dialog box is displayed, the Communications Mode radio button must be set to Platform Cable USB as shown in Figure A-3. If no USB host is available, then select Parallel IV, attach a PC4 cable to J27.




Figure A-3: iMPACT Cable Communication Setup Dialog

Regardless of the native communications speed of the host USB port, target devices can be clocked at any of six different frequencies by making the appropriate selection in the TCK Speed/Baud Rate drop-down list.

The default clock rate of 6 MHz is selected by iMPACT, because all Xilinx devices are guaranteed to be programmed at that rate. The basic XUP Virtex-II Pro Development System contains a Platform FLASH PROM and a Virtex-II Pro FPGA. This combination of devices does not support the maximum JTAG TCK clock frequency. This means that the TCK Speed/Baud Rate could be set to 12 MHz. If expansion circuit boards that contain programmable devices are added to the basic system, the user must ensure that the JTAG clock frequency does not exceed the capability of the additional devices.

After the programming cable type and speed has been selected, the JTAG chain must be defined. Right click in the iMPACT window and select “Initialize Chain” from the drop-down menu shown in [Figure A-4](#).




Figure A-4: Initializing the JTAG Chain

A status bar on the bottom edge of the iMPACT GUI provides useful information about the operating conditions of the software and the attached cable. If the host port is USB 1.1, Platform Cable USB connects at full-speed, and the status bar shows “usb-fs.” If the host port is USB 2.0, Platform Cable USB connects at high-speed and the status bar shows “usb-hs.” The active JTAG TCK speed is shown in the right-hand corner of the status bar. [Figure A-4](#), shows a Platform Cable USB connected at high-speed, using a Boundary-Scan Configuration Mode with a JTAG TCK of 12 MHz.

If there are no configurable expansion boards attached to the basic system, the Initialize Chain command should identify three devices in the chain: the Platform FLASH PROM (XCF32P), followed by the System ACE controller (XCCACE), and followed by the FPGA (XC2VP30). Any programmable devices on expansion boards follow the FPGA in the configuration chain. A properly identified JTAG configuration chain for the basic system is shown in [Figure A-5](#).




Figure A-5: Properly Identified JTAG Configuration Chain

Right click on each of the devices in the chain and select "Assign New Configuration File" from the drop-down menu (see Figure A-6). The Platform FLASH PROM and the System ACE controller should be set to BYPASS, and the desired configuration file for the FPGA should be specified as shown in Figure A-7.




Figure A-6: Assigning Configuration Files to Devices in the JTAG Chain




Figure A-7: Assigning a Configuration File to the FPGA

Any additional files required by the design can specified at this time. Right click on the Virtex-II Pro FPGA and select “Program” to program the device as shown in Figure A-8.




Figure A-8: Programming the FPGA

Programming the Platform FLASH PROM User Area

The XUP Virtex-II Pro Development System contains an XCF32P Platform FLASH PROM that is used to contain a known “Golden” configuration and a separate “User” configuration. These two FPGA configurations are supported by the design revisioning capabilities of the Platform FLASH PROMs. The “Golden” configuration is stored in Revision 0 and is write/erase protected, and the “User” configuration is stored in Revision 1.

Programming the XCF32P Platform FLASH PROM is supported by iMPACT (v6.3.01i or later) download software using Boundary Scan (IEEE 1149.1 /IEEE 1532) mode from either the embedded Platform Cable USB (J8) or the PC4 cable connection (J27).

The .bit file created by the Xilinx implementation tools must be converted to an .MKS file before it can be programmed into the Platform FLASH PROM.

1. Start iMPACT and select Prepare Configuration Files as shown in [Figure B-1](#).




Figure B-1: Operation Mode Selection: Prepare Configuration Files

- Click on Next and select PROM File in the Prepare Configuration Files option menu shown in [Figure B-2](#).




Figure B-2: **Selecting PROM File**

- Click on Next and then select Xilinx PROM with Design Revisioning Enabled using the MCS PROM File Format.
- Give the PROM File a name of your choice in the location of your choice as shown in [Figure B-3](#).

Note: Do NOT select Compress Data, because the XUP Virtex-II Pro Development System hardware does not support this option.




Figure B-3: Selecting a PROM with Design Revisioning Enabled

5. Click on Next to bring up the option screen where the type of PROM is specified.
6. Select the XCF32P PROM from the drop down men. Click on the “Add” button and specify “2” from the Number of Revisions drop down menu as shown in [Figure B-4](#).




Figure B-4: Selecting an XCF32P PROM with Two Revisions

- Click on Next twice to bring up the Add Device File screen shown in Figure B-5.




Figure B-5: Adding a Device File

- Click on Add File and navigate to your design directory and select the .bit file for your design as shown in Figure B-6.
- Click on Open and answer No when prompted to add another design file to Revision 0.




Figure B-6: Adding the Design File to Revision 0

- Note that Revision 0 is highlighted in green; this is where the “Golden” configuration will be placed in the PROM. By selecting your design file for Revision 0, you are just reserving space in the PROM for the “Golden” configuration. Your design file will not overwrite the “Golden” configuration because it is write/erase protected.

If the design file was created with the Startup Clock set to JTAG, iMPACT will issue a warning that the Startup Clock will be changed to CCLK in the bitstream programmed into the PROM. This warning is shown in [Figure B-7](#) and can be safely ignored.




Figure B-7: iMPACT Startup Clock Warning

- Once you answer No when prompted to add another design file to Revision 0, the green revision highlight will move to Revision 1. You will be prompted to add your design file to Revision 1 as shown in [Figure B-8](#).




Figure B-8: Adding the Design File to Revision 1

- Click on Open and answer No when prompted to add another design file to Revision 1. Click on Finish to start the generation of the MCS file as shown in [Figure B-9](#).




Figure B-9: Generating the MCS File

13. When prompted to compress the file, respond No, because the XUP Virtex-II Pro Development System hardware does not support this option.
14. After iMPACT successfully creates the MCS file, select Configuration Mode from the Mode menu as shown in Figure B-10.




Figure B-10: Switching to Configuration Mode

15. Make sure that the XUP Virtex-II Pro Development System is powered up and that either a USB cable or a PC4 cable connects the board to the PC that is running the iMPACT software.
16. Select the Initialize Chain command shown in Figure B-11.




Figure B-11: Initializing the JTAG Chain

The iMPACT software then interrogates the system and reports that there are at least three devices in the JTAG chain. The first device is the XCF32P PROM; the second device is the System ACE controller; and the third device is the Virtex-II Pro FPGA. Any additional devices shown in the JTAG chain will reside on optional expansion boards.

17. Select the MCS file that you created earlier as the configuration file for the XCF32P PROM and click Open, as shown in Figure B-12.




Figure B-12: Assigning the MCS File to the PROM

18. Select BYPASS as the configuration files for the System ACE controller and the Virtex-II Pro FPGA.

19. Right mouse click on the icon for the XCF32P PROM and select Program from the drop down menu as shown in Figure B-13.




Figure B-13: Programming the PROM

20. The iMPACT software responds with a form that allows the user to specify which design revisions are to be programmed and the programming options for the various revisions. De-select Design Revision Rev 0 and all of the options for Design Revision Rev 0 to minimize the programming time. Any options that you set for Design Revision Rev 0 are ignored, because Design Revision Rev 0 has been previously Erase/Write protected.
21. Select Design Revision Rev 1, and set the Erase (ER) bit to erase any previous "User" design. Make sure that the Write Protect (WP) bit is **not** set.
22. Verify that the Operating Mode is set to Slave and the I/O Configuration is set to Parallel Mode as shown in Figure B-14.

24. To load the newly programmed PROM configuration file into the Virtex-II Pro FPGA, verify that the "CONFIG SOURCE" switch is set to enable high-speed SelectMap byte-wide configuration from the on-board Platform Flash configuration PROM, and that the "PROM VERSION" switch is set to enable the "User" configuration. If the switches are set properly, only the green "PROM" LED (D19) is illuminated.
25. Press the "RESET\RELOAD" push button until the red "RELOAD" turns on. Release the push button and the new "User" configuration is transferred to the FPGA.

Restoring the Golden FPGA Configuration

The XUP Virtex-II Pro Development System contains an XCF32P Platform FLASH PROM that is used to contain a known *Golden* configuration and a separate *User* configuration. These two FPGA configurations are supported by the design revisioning capabilities of the Platform FLASH PROMs. The Golden configuration is stored in Revision 0 and is write/erase protected, and the User configuration is stored in Revision 1.

Programming of the XCF32P Platform FLASH PROM is supported by iMPACT (v6.3.01i or later) download software using Boundary Scan (IEEE 1149.1 /IEEE 1532) mode from either the embedded Platform Cable USB (J8) or the PC4 cable connection (J27).

The latest Golden configuration file can be obtained from the XUP Virtex-II Pro Development System support Web site at: <http://www.xilinx.com/univ/xup2vp.html>. This configuration file is used to verify the proper operation of the complete system.

1. Download the XUP_V2Pro_BIST.zip file and extract the files to a directory of your choice. The ZIP file contains two files:
 - ◆ XUP_V2Pro_BIST.mcs, the data file that will be loaded into the PROM, and
 - ◆ XUP_V2Pro_BIST.cfi, a file that describes the design revision structure in the PROM.
2. Make sure that the XUP Virtex-II Pro Development System is powered up and that either a USB cable or a PC4 cable connects the board to the PC that is running the iMPACT software.

3. Start up iMPACT and select Configure Devices as shown in [Figure C-1](#).




Figure C-1: **Operation Mode Selection: Configure Devices**

4. Click on Next and select the Boundary Scan Mode from the option menu shown in [Figure C-2](#).




Figure C-2: Selecting Boundary Scan Mode

- Click on Next and then select Automatically connect to the cable and identify the Boundary Scan as shown in Figure C-3.




Figure C-3: **Boundary Scan Mode Selection: Automatically Connect to the Cable and Identify the JTAG Chain**

- Click on Finish and the iMPACT software then interrogates the system and reports that there are at least three devices in the JTAG chain. The first device is the XCF32P PROM, the second device is the System ACE controller, and the third device is the Virtex-II Pro FPGA. Any additional devices shown in the JTAG chain reside on optional expansion boards.
- Navigate to the directory where you saved the XUP_V2Pro_BIST.mcs file. Select this file as the Configuration file for the XCF32P PROM, the first device in the JTAG chain identified by iMPACT as shown in Figure C-4. Click on the Open button.




Figure C-4: Assigning New PROM Configuration File

8. Select BYPASS as the configuration files for the System ACE controller and the Virtex-II Pro FPGA.
9. Right mouse click on the icon for the XCF32P PROM and select Erase from the drop down menu as shown in Figure C-5. When the erase options screen appears, select All Revisions and then click OK.




Figure C-5: Erasing the Existing PROM Contents

The iMPACT software then erases the complete contents of the PROM, including old versions of the Golden and User designs. The transcript window should look similar to Figure C-6.

```

// *** BATCH CMD : Erase -p 1 -override
PROGRESS_START - Starting Operation.
Validating chain...
Boundary-scan chain validated successfully.
Validating chain...
Boundary-scan chain validated successfully.
'1': Putting device in ISP mode...
done.
'1': Erasing device...
done.
'1': Erasure completed successfully.
PROGRESS_END - End Operation.
Elapsed time = 30 sec.
    
```

Figure C-6: Transcript Window for the Erase Command

10. Right mouse click on the icon for the XCF32P PROM and select Program from the drop down menu as shown in Figure C-7.




Figure C-7: Selecting the Program Command

11. The iMPACT software responds with a form that allows the user to specify which design revisions are to be programmed and the programming options for the various revisions. Select Design Revision Rev 0 and set the Write Protect (WP) bit to prevent the user from overwriting the Golden configuration. Verify that the Operating Mode is set to Slave and the I/O Configuration is set to Parallel Mode as shown in [Figure C-8](#).




Figure C-8: PROM Programming Options

12. Click on OK to begin programming the PROM. The iMPACT transcript window shows the sequence of operations that took place and looks similar to [Figure C-9](#).

```
// *** BATCH CMD : Program -p 1 -defaultVersion 0 -selectMap8 -ver 0 wp
PROGRESS_START - Starting Operation.
Validating chain...
Boundary-scan chain validated successfully.
Validating chain...
Boundary-scan chain validated successfully.
'1': Putting device in ISP mode...
done.
'1': Programming Revision# '0'
done.
done.
done.
done.
done.
'1': Write Protect Revision# '0'.
'1': Write Protect Revision# '0'.
done.
PROGRESS_END - End Operation.
Elapsed time = 37 sec.
```

Figure C-9: iMPACT PROM Programming Transcript Window

13. To load the newly programmed PROM configuration file into the Virtex-II Pro FPGA, verify that the CONFIG SOURCE switch is set to enable high speed SelectMap byte wide configuration from the on-board Platform Flash configuration PROM and that the PROM VERSION switch is set to enable the Golden configuration. If the switches are set properly, the green PROM CONFIG LED (D19) and the amber GOLDEN GONFIG LED (D14) are illuminated.
14. Press the RESET\RELOAD push button until the red RELOAD turns on. Upon releasing the push button, the new Golden configuration is transferred to the FPGA.

Using the Golden FPGA Configuration for System Self-Test

A special design has been placed in the Platform FLASH PROM to provide a Built-in Self-Test (BIST) boot/configuration that tests critical board features and reports on board health and status. Figure D-1 shows BIST block diagram.




Figure D-1: XUP Virtex-II Pro Development System BIST Block Diagram

Appendix C, "Restoring the Golden FPGA Configuration," of this document covers the details of restoring the BIST design if it has been erased accidentally. This feature puts the board through several tests to verify the board is fully functional in a stand-alone environment. Other tests to verify system-level functionality can be supported via

Compact Flash or download, but the “Golden Boot” has been designed to verify that the board is not damaged due to user abuse. This mode allows the user to verify that the board itself is not the root cause of a design failing to function properly.

The BIST is a combination of pure hardware and processor centric tests combined into one FPGA design.

The “Golden Boot” design covers the following elements of the system:

1. Clock presence
2. Push buttons, DIP switches, and LEDs
3. Audio CODEC and power amplifier
4. RS-232 serial ports and PS/2 ports
5. SVGA output
6. 10/100 Ethernet and Silicon Serial Number
7. Expansion ports
8. MGTs
9. System ACE processor interface
10. DDR SDRAM module and Serial Presence Detect PROM

The BIST consists of two different test strategies, a series of processor centric tests and pure hardware non-processor centric tests. The pure hardware tests are used to verify the most basic functions of the system and to provide a platform on which the processor centric tests can build.

Hardware-Based Tests

These tests should be run in the order listed, because each test design can require a positive result from a previous test.

Power Supply and RESET Test

This test verifies the correct operation of the on-board power supplies and system RESET generation circuitry.

Additional Hardware Required

- 5V external power supply
- Multimeter
- Shorting Jumper Block

Test Procedure

1. Verify that three Shorting Jumper Blocks are installed in JP1, JP2, and JP3
2. Plug in the external 5V power supply, and turn on the board by sliding SW11 up towards the “ON” label.
3. Connect the negative lead of the multimeter to J31 and the positive lead to J30. The meter should read between 2.375V and 2.625V, and LED D17 “2.5V OK” should be on.
4. Connect the negative lead of the multimeter to J33 and the positive lead to J32. The meter should read between 3.135V and 3.465V, and LED D18 “3.3V OK” should be on.

5. Connect the negative lead of the multimeter to J35 and the positive lead to J34. The meter should read between 1.425V and 1.575V, and LED D19 "1.5V OK" should be on.
6. Install the Shorting Jumper Block on JP2, LED D17 "2.5V OK" should be off, and D6 "RELOAD PS ERROR" should be on. Remove the Shorting Jumper Block.
7. Install the Shorting Jumper Block on JP6, LED D19 "1.5V OK" should be off, and D6 "RELOAD PS ERROR" should be on. Remove the Shorting Jumper Block.
8. Turn the circuit board over.
9. Connect the negative lead of the multimeter to the negative side of C433 and the positive lead to the positive side of C433. The meter should read between 2.375V and 2.625V, verifying the correct voltage for the MGT termination.
10. Connect the negative lead of the multimeter to the negative side of C428 and the positive lead to the positive side of C428. The meter should read between 2.375V and 2.625V, verifying the correct voltage for the MGT power supply.
11. Turn the circuit board component side up.

Clock, Push Button, DIP Switch, LED, and Audio Amp Test

This test verifies the presence of the various clocks, push buttons, DIP switches, audio amplifier, and the beep-tone passthrough capability of the audio CODEC. The four user LEDs are used to verify the operation of the clocks and to display the status of the user DIP switches. Pressing each of the push buttons results in a different tone from the headphones.

Additional Hardware Required

- 5V external power supply
- Headphones

Test Procedure

1. Set the "CONFIG SOURCE/PROM VERSION" DIP switch SW9 with both of the switches up or closed.
2. Plug in the external 5V power supply, and turn on the board by sliding SW11 up towards the "ON" label. LEDs D14 "GOLDEN CONFIG", D19 "PROM CONFIG," and D4 "DONE" should be on.
3. Observe the status of the four user LEDs: D7-10. LED 3, LED 2, and LED1 should flash at different rates, and LED 0 should be on steady indicating that the DCMs in the FPGA are locked to the clock signals.
 - ◆ A flashing LED 3 indicates that the 100 MHz system clock is present.
 - ◆ A flashing LED 2 indicates that the 75 MHz MGT clock is present.
 - ◆ A flashing LED 1 indicates that the 32 MHz System ACE clock is present.
 - ◆ A steady-on LED 0 indicates that the DCMs are locked.
4. After about 5 seconds, the LEDs should stop flashing and their function changes to indicate the status of the USER INPUT DIP switch SW7. If a switch is down or open, the corresponding LED will be off, if the switch is up or closed the LED will be on.
 - ◆ LED 3 shows the status of USER INPUT switch 3.
 - ◆ LED 2 shows the status of USER INPUT switch 2.
 - ◆ LED 1 shows the status of USER INPUT switch 1.
 - ◆ LED 0 shows the status of USER INPUT switch 0.

5. Briefly (less than 2 seconds), press the “RESET/RELOAD” push button SW1. This should result in the LEDs displaying the clock status again for 5 seconds.
6. Connect the headphones to the upper jack of J14 “AMP OUT.”
Warning: Do **not** put the headphones on your ears, because the tones generated will be LOUD.
7. Press each one of the push buttons, SW2-6. A different tone will be produced as each push button is pressed.

SVGA Gray Scale Test

This test verifies the operation of the video DAC by creating a gray scale ramp that drives each of the red, green, and blue channels with the same signal. Any color present indicates the failure of one or more channel outputs. Any data bus errors will show up as discontinuities in the ramp. There should be 1.5 ramps visible on the display.

Additional Hardware Required

- 5V external power supply
- SVGA display with cable capable of showing a 640 x 480 at 60 Hz image

Test Procedure

1. Set the “CONFIG SOURCE/PROM VERSION” DIP switch SW9 with both of the switches up or closed.
2. Plug in the external 5V power supply and turn on the board by sliding SW11 up towards the “ON” label. LEDs D14 “GOLDEN CONFIG,” D19 “PROM CONFIG,” and D4 “DONE” should be on.
3. Connect the SVGA display to the SVGA output connector J13. A gray scale ramp should be seen on the bottom of display.

SVGA Color Output Test

This test verifies the operation of the video DAC by creating a color bar pattern starting with 100% white followed by 75% color bars. Between each of the color bars, there should be a 2-pixel black stripe. This test makes sure that all color channels can be driven individually and in-groups.

Additional Hardware Required

- 5V external power supply
- SVGA display with cable capable of showing a 640 x 480 at 60 Hz image

Test Procedure

1. Set the “CONFIG SOURCE/PROM VERSION” DIP switch SW9 with both of the switches up or closed.
2. Plug in the external 5V power supply, and turn on the board by sliding SW11 up towards the “ON” label. LEDs D14 “GOLDEN CONFIG,” D19 “PROM CONFIG,” and D4 “DONE” should be on.
3. Connect the SVGA display to the SVGA output connector J13. Seven distinct color bars should be visible in the middle of the display with a black stripe between each color.

Silicon Serial Number and PS/2 Serial Port Test

This test verifies the operation of the two PS/2 ports, as well as the one wire interface to the Silicon Serial Number. The board serial number is displayed on the SVGA display along with the key that was pressed on the PS/2 connected keyboard.

A separate field on the SVGA display is used for each of the PS/2 ports.

Additional Hardware Required

- 5V external power supply
- SVGA display with cable capable of showing a 640 x 480 at 60 Hz image
- PC keyboard

Test Procedure


1. Set the "CONFIG SOURCE/PROM VERSION" DIP switch SW9 with both of the switches up or closed.
2. Plug in the external 5V power supply, and turn on the board by sliding SW11 up towards the "ON" label. LEDs D14 "GOLDEN CONFIG," D19 "PROM CONFIG," and D4 "DONE" should be on.
3. Connect the SVGA display to the SVGA output connector J13. The 12-digit board serial number should be displayed in the upper text portion of the display.
4. Plug in the PC keyboard into the upper PS/2 jack J12. Type any character on the keyboard. The typed character should be seen in the "MOUSE PORT ASCII CHARACTER" field in the upper text portion of the display.
5. Plug in the PC keyboard into the lower PS/2 jack J12. Type any character on the keyboard. The typed character should be seen in the "KYBD PORT ASCII CHARACTER" field in the upper text portion of the display.

Processor-Based Tests

The processor-based tests exercise the XUP Virtex-II Pro Development System functionality most efficiently controlled via software programming. These tests use the RS-232 serial interface as the control input and status-reporting interface, also exercising its functionality in the process.

Like the hardware-based tests, the configuration source DIP switches should be set to the "PROM" and "GOLDEN CONFIG" settings, and the D14 "GOLDEN CONFIG" LED should be lit after power is applied to the board. The user should note that the hardware-based tests are active while the processor-based tests are being run or accessed. The user should also note that the RESET\RELOAD button resets the processor and returns the programming to the Built-In Self-Test Main Menu.

On power-up or reset, the Built-In Self-Test Main Menu, shown in [Figure D-2](#), should be displayed in your PC's terminal window.



```
Tera Term - COM1 VT
File Edit Setup Control Window Help
-----
XUP-U2Pro BuiltIn Self Test Main Menu Rev. 1.2 Feb. 2005
1 - Test SATA port with Aurora loopback.
2 - Test Ethernet with WEB example.
3 - Test AC97 audio codec.
4 - Test System ACE.
5 - Test DDR SDRAM.
6 - Test Expansion connectors.
q - Quit
-----
uo069 01a 021005
```

Figure D-2: Built-In Self-Test Main Menu

Additional Hardware Required

- 9-pin male-to-female straight-through serial communications (RS-232) cable
- PC running Hyper Terminal or similar terminal program set to 9600 baud, 8-bit data, no parity, 1 stop bit, and no flow control.

For a free PC terminal program, see:

<http://hp.vector.co.jp/authors/VA002416/teraterm.html>

MGT Serial ATA Test

This test verifies proper operation of the three SATA Multi-Gigabit Transceivers (MGTs). This is accomplished using a modified version of the Xilinx Aurora 201 demo design, which can be found at: http://www.xilinx.com/aurora/register_aurora.htm

This test version uses the Aurora protocol to exercise the high-speed serial interfaces of the XUP Pro board at 1.5 Gb/s with 8B/10B encoding. For simplicity and cost reduction, the test is designed to use a standard 1.5 Gb/s serial ATA cable available from most computer supply stores. This test was verified using both 1.0-meter and 0.5-meter cables.

The basic procedure uses a cable to loop back bidirectional data from one of the two host transceivers to the target transceiver of the same board. To test the second pair, the serial ATA cable must be manually moved to the other host connector and the same test is rerun monitoring the other host, which is selected via the test program software.

Note: It is good practice to turn off power to the board before and while switching the SERIAL ATA cable.

However, the MGTs are in a powered down mode while not displaying test status. It is important to note that some additional MGT functionality is controllable once the test is started. The test operation can be modified and interrupted from the test status report menu. Either one or both of the two MGTs being exercised in the test can be switched to a serial or parallel INTERNAL loopback mode. The internal serial loopback mode is useful in diagnosing if the MGT is shorted on the PCB. With the internal serial loopback enabled, a properly terminated MGT is able to transmit to itself and receive correct data.

Additional Hardware Required

- 9-pin male-to-female straight-through serial communications (RS-232) cable

- PC running Hyper Terminal or similar terminal program. One 1.5 Gb/s rated serial ATA cable
- One 1.5 Gb/s rated serial ATA cable

This test begins when the “1” is selected from the Built-In Self-Test Main Menu displayed on the terminal window. The board should already have a serial ATA cable connected in a looped back configuration, between serial ATA 0 HOST and serial ATA 1 Target, or between serial ATA 2 HOST and serial ATA 1 Target.

See [Figure D-3](#) and [Figure D-4](#).




Figure D-3: Testing the SATA 0 HOST to SATA 1 TARGET Connection





Figure D-4: Testing the SATA 2 HOST to SATA 1 TARGET Connection

Note: While either test is running, all three of the MGTs connected to the serial ATA connectors are active, but the test software is only monitoring one pair at a time. If you select the wrong loop pair to test, the target can transmit and receive data/frames, but you would be monitoring the wrong loop pair of transceivers. Thus, the test will fail.

6. The user is prompted to select which loop to test (Figure D-5).




```

Tera Term - COM1 VT
File Edit Setup Control Window Help
-----
XUP-U2Pro BuiltIn Self Test Main Menu Rev. 1.1 12/14/2004
-----
1 - Test SATA port with Aurora loopback.
2 - Test Ethernet with WEB example.
3 - Test AC97 audio codec.
4 - Test System ACE.
5 - Test DDR SDRAM.
q - Quit

```

Figure D-5: Selecting the SATA Port Tests

7. After entering “1” from the “Main Menu” in the terminal window, select which of the two serial ATA pairs you would like to run the test on. See Figure D-6.



```

Tera Term - COM1 VT
File Edit Setup Control Window Help
-----
MGT SATA Test Menu
-----
Verify the SATA cable is connected between:
SATA0 Host and SATA1 Target
or
SATA2 Host and SATA1 Target
-----
1 - Run loop test on SATA0 Host and SATA1 Target.
2 - Run loop test on SATA2 Host and SATA1 Target.
q - Quit.

```

Figure D-6: Selecting the Specific SATA Port to Test

8. After selecting one of the two tests, the screen will clear, and the reset /link status is displayed as shown in Figure D-7.



```

Tera Term - COM1 VT
File Edit Setup Control Window Help
-----
Aurora Test System Version 2.1
-----
Resetting MGTs... done!


```

Figure D-7: Resetting the MGTs

This indicates that the MGTs were correctly reset and that at least one of the two serial ATA transceivers is able to establish “link up” status. The screen will also clear and the second test status menu will be displayed.

Note: The link status line is highlighted, showing that both transceivers have bidirectional communications links established and are transmitting and receiving data.

If there is a serious problem or the test was started without a cable connected to either loop path, you may see the message shown in Figure D-8 displayed on your terminal window.




```

Tera Term - COM1 VT
File Edit Setup Control Window Help

Aurora Test System Version 2.1
-----
Resetting MGTs... done!
Warning: Couldn't establish links on both cores.
Press any key to continue...
  
```

Figure D-8: No Link Established Error Message

Once you type into the terminal window and the test starts, the user can change the default settings, for example, the internal serial loopback or the parallel loopback, and continue as shown in Figure D-9. The user should note that the test will run until 1000+ frames are transmitted or until the user types “q” to end the test.



```

Tera Term - COM1 VT
File Edit Setup Control Window Help

-----
ML-XUP LINK | SATA0 | SATA1
-----
Aurora Status | Aurora0 | Aurora1
-----
TX Frames <64k> | 25 | 25
TX Words <64k> | 1618 | 1618
TX CGs <64k> | 0 | 0
-----
RX Rate <Mbps> | n/a | n/a
RX Frames <64k> | 25 | 25
RX Words <64k> | 1618 | 1618
-----
Dropped Frames | 0 | 0
Dropped Words | 0 | 0
Hard Errors | 0 | 0
Soft Errors | 0 | 0
Framing Errors | 0 | 0
-----
Link | 1 | 1
Pattern | sequential | sequential
Frame Size | 64 | 64
LoopBack | 00 | 00
PowerDown | 0 | 0
-----
[1] Toggle Aurora0 Pattern [7] Toggle Aurora1 Pattern
[2] Toggle Aurora0 RndFmSz [8] Toggle Aurora1 RndFmSz
[3] Toggle Aurora0 P. LpBk [9] Toggle Aurora1 P. LpBk
[4] Toggle Aurora0 S. LpBk [0] Toggle Aurora1 S. LpBk
[5] Toggle Aurora0 PwrDwn [-] Toggle Aurora1 PwrDwn
[space] Reset Both MGTs [q] Quit
  
```

Figure D-9: SATA Test Running

The test automatically terminates once 1000+ frames of data have been transmitted. The test status is then displayed. If both transceiver channels established a link and if there were no dropped frames, dropped words, hard errors, soft errors, or framing errors, then the display reports the two tested transceivers passed, with the message “SATA loopback test PASSED,” as shown in Figure D-10.

To test the third serial ATA port, reconnect the serial ATA cable between the untested serial ATA host port and the serial ATA target. After reconnecting the cable, the user can restart the test selecting the other choice from “MGT SATA Test Menu” and repeat the previous steps.




Figure D-10: SATA Loopback Test PASSED

EMAC Web Server Test


This test begins when “2” is selected from the BIST Main Menu. It verifies the operation of the EMAC controller, the functionality of the EMAC PHY, and the connection between the EMAC controller and the PHY by running a simple Web server on the PowerPC.

Additional Hardware Required

- An Ethernet cable plugged into the RJ45 connector of the XUP Virtex-II Pro Development System, which connects to a LAN and a PC that also connects to the same LAN.
- Or, you can use a crossover cable that connects the XUP Virtex-II Pro Development System directly to the PC.

EMAC Web Server Test Procedure

1. After selecting “2” in the BIST Main Menu, you will be prompted to enter the IP address for the XUP board, as shown in [Figure D-11](#).



```

Tera Term - COM1 VT
File Edit Setup Control Window Help

XUP-U2Pro BuiltIn Self Test Main Menu Rev. 1.0 12/13/2004
-----
1 - Test SATA port with Aurora loopback.
2 - Test Ethernet with WEB example.
3 - Test AC97 audio codec.
4 - Test System ACE.
5 - Test DDR SDRAM.
q - Quit


XUP MAC Address: 00:11:22:33:44:55, make sure it is allowed in your network.
Input your IP address, hit ENTER directly for default/previous address
<192.168.0.3>:

```

Figure D-11: Specifying IP Address for XUP Virtex-II Pro Development System

Note the following issues:

- For this test, the MAC address of the XUP board is set to: 00:11:22:33:44:55. If your LAN needs you to register your MAC address to enable access, please contact your LAN manager to register this MAC address. However, if you use a crossover cable, this issue does not apply.
- Input a valid IP address for your LAN environment. If it is fixed based on the MAC address, contact your LAN manager for the IP address. If you use a crossover cable, use the default IP address.
- By pressing ENTER directly after prompted to input the IP address, the Web server will use the default IP address as 192.168.0.2. Or you can input your desired IP address in dot decimal format, and press ENTER when finished.
- Backspace is not supported currently. So, if you typed the wrong IP address, do not use backspace. Just press ENTER, and you can correct it later.
- After you press ENTER, you will be prompted to verify your IP address. If you answer “y”, the Web server will be started as shown Figure D-12. If you answer “n”, you will repeat step 1.



```

Tera Term - COM1 VT
File Edit Setup Control Window Help

XUP-U2Pro BuiltIn Self Test Main Menu Rev. 1.0 12/13/2004
-----
1 - Test SATA port with Aurora loopback.
2 - Test Ethernet with WEB example.
3 - Test AC97 audio codec.
4 - Test System ACE.
5 - Test DDR SDRAM.
q - Quit

XUP MAC Address: 00:11:22:33:44:55, make sure it is allowed in your network.
Input your IP address, hit ENTER directly for default/previous address
<192.168.0.3>:128.187.114.140
Are you sure this IP address is correct?(y/n)
WEB server IP: 128.187.114.140

WEB server started.
Type http://128.187.114.140:8080 in your browser to test the WEB server.
Follow the instruction on the WEB page to stop the WEB server

```

Figure D-12: Web Server Running

- Open a Web browser, and type in “http://YOUR XUP PRO BOARD IP ADDRESS:8080” in for the address, and you will see a Web page sent from the XUP Pro board as shown in [Figure D-13](#).




Figure D-13: Web Server Display

- You can click the “Submit” button on the Web page without entering anything in the text box to reload the Web page. The background of the Web page will change each time it is reloaded.
- You can change the DIP switches on the XUP board and reload the Web page to see the DIP switch status report at the bottom of the Web page.
- You can type in “x” or “X” in the text field and click “Submit” bottom to terminate the Web server. You will see the Web page shown in [Figure D-14](#), indicating that the Web server is stopped. Your terminal program will return back to the BIST Main Menu.



Figure D-14: Web Server Stopped

AC97 Audio Test

This test begins when “3” is selected from the BIST Main Menu. It verifies the operation of the AC97 CODEC for three different modes as selected by the user from the AC97 Audio Test Menu shown in [Figure D-15](#).



Figure D-15: Selecting the Specific AC97 Audio Test

1. Digital Passthrough – the CODEC is configured to pass the data from the input channels (line-in, mic-in) directly to the output channels (line-out, amp-out).
2. FIFO Loopback – data from the CODEC’s line-in is read into the FPGA, then sent back out to the CODEC to be played on the output channels (line-out, amp-out).
3. Game Sounds – data stored in memory on the FPGA is sent to the CODEC to be played on the output channels (line-out, amp-out).

Additional Hardware Required

- Audio cable that connects the line-out of a PC or other audio source to the line-in on the XUP Virtex-II Pro Development System
- Headphones or speakers connected to the line-out or amp-out jack on the XUP Virtex-II Pro Development System
- Audio sample ready to be played from the PC or other audio source

Digital Passthrough Test Procedure

1. Select “1” from the AC97 Audio Test Menu.
2. Begin playing the audio from the PC (or other audio source).
3. The sound should be heard out the headphones (or speakers) for about 10 seconds.
4. The terminal window output for the Digital Passthrough test is shown in [Figure D-16](#).




Figure D-16: Digital Passthrough Test Completion

FIFO Loopback Test Procedure

1. Select "2" from the AC97 Audio Test Menu.
2. Begin playing the audio from the PC (or other audio source).
3. The sound should be heard from the headphones (or speakers) for about 10 seconds.
4. The terminal window output for the FIFO Loopback test is shown in [Figure D-17](#).




Figure D-17: FIFO Loopback Test Completion

Game Sounds Test Procedure

1. Select "3" from the AC97 Audio Test Menu.
2. Game sounds should be heard out the headphones (or speakers) for about 5 seconds.
3. The terminal window output for the Game Sounds test is shown in [Figure D-18](#).




Figure D-18: Game Sounds Test Completion

At any time during the audio tests, when one of the push buttons is pressed, the corresponding beep is also played on the output jack.

System ACE Test

This test begins when "4" is selected from the BIST Main Menu. It checks the functionality of the SYSACE controller interface.

System ACE Test Procedure

1. After you selected "4" in the BIST Main Menu, the program checks if there is a Compact Flash or Microdrive in the System ACE socket. If it finds one, you will see the response shown in Figure D-19. Otherwise, it will just say "Querying formatted memory device... FAILURE!".



Figure D-19: System ACE Test Completion

Note: If a Compact Flash or Microdrive is inserted in the socket, make sure that it **does not** contain an FPGA configuration file; otherwise, the FPGA will be reconfigured and the BIST will be terminated.

DDR SDRAM Test

This test begins when “5” is selected from the BIST Main Menu. It first uses the serial detect lines to determine if a DIMM module is seated in the memory slot. If one is identified, it proceeds to read the configuration registers to determine if the module is currently supported by the XUP Virtex-II Pro Development System.

The registers of interest include the following:

- Register 2: memory type – only DDR memories (type = 7) are supported.
- Register 3: row address count – only devices with 13 row addresses are supported.
- Register 4: column address count – only devices with 10 column addresses are supported.
- Register 5: rank count – single and dual rank devices (rank count = 1 or 2) are supported.

Once a valid memory device has been detected, the memory test begins. The complete memory verification consists of the following tests:


- Data bus walking 1’s test
- Data bus walking 0’s test
- Address bus walking 1’s test
- Address bus walking 0’s test
- Device pattern test – a counter value is written to each memory location then read back
- Device inverse pattern test – the inverse of the counter value is written to each memory location then read back

Additional Hardware Required

- A 64M x 64 or 64M x 72 dual rank DDR SDRAM module properly seated in the memory slot

Test Procedure

1. After the DDR SDRAM test is selected from the BIST Main Menu, the test begins immediately with the serial presence detect. If a supported module is detected, the complete memory verification begins for each available rank. The terminal window output for the DDR SDRAM test is shown in [Figure D-20](#).



```

Tera Term - COM1 VT
File Edit Setup Control Window Help

SDRAM Module Detection
-----
Checking available DIMM module...      done!
Ranks detected: 2

DDR SDRAM Test: Rank 0
-----
Running Data Walking 1's Test...      SUCCESS!
Running Data Walking 0's Test...      SUCCESS!
Running Address Walking 1's Test...   SUCCESS!
Running Address Walking 0's Test...   SUCCESS!
Running Device Pattern 1 Test...      SUCCESS!
Running Device Pattern 2 Test...      SUCCESS!
Running Device Antipattern 1 Test...  SUCCESS!
Running Device Antipattern 2 Test...  SUCCESS!

DDR SDRAM Test: Rank 1
-----
Running Data Walking 1's Test...      SUCCESS!
Running Data Walking 0's Test...      SUCCESS!
Running Address Walking 1's Test...   SUCCESS!
Running Address Walking 0's Test...   SUCCESS!
Running Device Pattern 1 Test...      SUCCESS!
Running Device Pattern 2 Test...      SUCCESS!
Running Device Antipattern 1 Test...  SUCCESS!
Running Device Antipattern 2 Test...  SUCCESS!

Memory test complete
<Type q to return to menu>

```

Figure D-20: DDR SDRAM Test Completion

- In the case of an error, the following is an example of what would be printed:

```

Running Data Walking 1's Test...FAILED!
Address: 0x00000000, Expected: 0x0000000000000001, Actual:
0x0000000100000001

```

Expansion Port Test

This test verifies the connectivity of the FPGA to the four expansion headers, the two low-speed expansion ports, and the single high-speed expansion port. The design creates a walking one pulse across the 80-bit expansion bus. This test signal is also applied to the 64-bit low-speed Digilent expansion port and the 43-bit high-speed Digilent expansion port.

It is important that no expansion boards be connected to the XUP Virtex-II Pro Development System when this test is running. This is to avoid any potential contention between the outputs of the FPGA driving the expansion ports and any output from the installed expansion boards.

Additional Hardware Required

- Oscilloscope

Test Procedure

- This test begins when “6” is selected from the BIST Main menu. It checks the functionality of the low-speed and high-speed expansion ports.
- There is a second prompt before the test starts, as shown in [Figure D-21](#).



Figure D-21: Confirming Start of the Expansion Port Walking Ones Test

3. Connect the oscilloscope ground lead to any of the pins on the top row of J1-J4. These are all ground (GND) pins. If J1-J4 are not installed, then connect the oscilloscope ground lead to the GND pin of J36, the "DEBUG PORT." This pin is clearly identified on the PCB silkscreen.
4. Sequentially, check each of the non-power pins on the lower rows of J1-J4. You should see a 20 ns pulse with a 1.6 μ s period at each pin. If the pulse is not observed, there is a broken trace on the PCB, or the level shifters are damaged. If the period is not correct, two non-adjacent signals are shorted together. If the pulse width is not correct, two or more adjacent signals are shorted together.
Note: The low-speed Digilent expansion ports (J5-J6) are wired in parallel with the header pins J1-J4.
5. Sequentially, check each of the non-power pins on the signal row of the high-speed Digilent expansion connector J37. The signal row of this connector is the row farthest from the mating edge of the connector. You should see a 20 ns pulse with a 1.6 μ s period at each signal pin.
Note: The five pins on each end of the signal row are either power pins or JTAG pins and will not have the test pattern applied to them.

User Constraint Files (UCF)

This appendix outlines the User Constraint Files (UCF) that are required to properly define the signal pinout of the Virtex-II Pro FPGA, as well as the input-output switching levels, drive strengths, and slew rates. The UCF file information is broken down by function and only the sections required for the user design need to be included in the UCF file for the actual design.

Any updates to this information is available on the XUP Virtex-II Pro Development System support Web site at: <http://www.xilinx.com/univ/xupv2p.html>

```
## PINOUT AND IO DRIVE CHARACTERISTICS FOR THE AUDIO PROCESSING
## SECTION OF THE XUP-V2PRO DEVELOPMENT SYSTEM
## REVISION C PRINTED CIRCUIT BOARD DEC 8 2004
```

```
NET "AC97_SDATA_OUT" LOC = "E8";
NET "AC97_SDATA_IN" LOC = "E9";
NET "AC97_SYNCH" LOC = "F7";
NET "AC97_BIT_CLOCK" LOC = "F8";
```

```
NET "AUDIO_RESET_Z" LOC = "E6";
NET "BEEP_TONE_IN" LOC = "E7";
```

```
NET "AC97_SDATA_OUT" IOSTANDARD = LVTTTL;
NET "AC97_SDATA_IN" IOSTANDARD = LVTTTL;
NET "AC97_SYNCH" IOSTANDARD = LVTTTL;
NET "AC97_BIT_CLOCK" IOSTANDARD = LVTTTL;
```

```
NET "AUDIO_RESET_Z" IOSTANDARD = LVTTTL;
NET "BEEP_TONE_IN" IOSTANDARD = LVTTTL;
```

```
NET "AC97_SDATA_OUT" DRIVE = 8;
NET "AC97_SYNCH" DRIVE = 8;
NET "AUDIO_RESET_Z" DRIVE = 8;
NET "BEEP_TONE_IN" DRIVE = 8;
```

```
NET "AC97_SDATA_OUT" SLEW = SLOW;
NET "AC97_SYNCH" SLEW = SLOW;
NET "AUDIO_RESET_Z" SLEW = SLOW;
NET "BEEP_TONE_IN" SLEW = SLOW;
```

```
## PINOUT AND IO DRIVE CHARACTERISTICS FOR THE CLOCKING
## SECTION OF THE XUP-V2PRO DEVELOPMENT SYSTEM
## REVISION C PRINTED CIRCUIT BOARD DEC 8 2004

## DEFINE THE CLOCKS FOR THE MGTs
NET "MGT_CLK_P" LOC = "F16";
NET "MGT_CLK_N" LOC = "G16";
NET "EXTERNAL_CLOCK_P" LOC = "G15";
NET "EXTERNAL_CLOCK_N" LOC = "F15";

NET "MGT_CLK_P" IOSTANDARD = LVDS_25;
NET "MGT_CLK_N" IOSTANDARD = LVDS_25;
NET "EXTERNAL_CLOCK_P" IOSTANDARD = LVDS_25;
NET "EXTERNAL_CLOCK_N" IOSTANDARD = LVDS_25;

NET "MGT_CLK_N" TNM_NET = "MGT_CLK_N";
TIMESPEC "TS_MGT_CLK_N" = PERIOD "MGT_CLK_N" 13.33 ns HIGH 50 %;
NET "MGT_CLK_P" TNM_NET = "MGT_CLK_P";
TIMESPEC "TS_MGT_CLK_P" = PERIOD "MGT_CLK_P" 13.33 ns HIGH 50 %;

## DEFINE THE SYSTEM CLOCKS
NET "SYSTEM_CLOCK" LOC = "AJ15";
NET "FPGA_SYSTEMACE_CLOCK" LOC = "AH15";
NET "ALTERNATE_CLOCK" LOC = "AH16";

NET "SYSTEM_CLOCK" IOSTANDARD = LVCMOS25;
NET "FPGA_SYSTEMACE_CLOCK" IOSTANDARD = LVCMOS25;
NET "ALTERNATE_CLOCK" IOSTANDARD = LVCMOS25;

NET "SYSTEM_CLOCK" TNM_NET = "SYSTEM_CLOCK";
TIMESPEC "TS_SYSTEM_CLOCK" = PERIOD "SYSTEM_CLOCK" 10.00 ns HIGH 50 %;

NET "FPGA_SYSTEMACE_CLOCK" TNM_NET = "FPGA_SYSTEMACE_CLOCK";
TIMESPEC "TS_FPGA_SYSTEMACE_CLOCK" = PERIOD "FPGA_SYSTEMACE_CLOCK"
31.25 ns HIGH 50 %;

## DEFINE THE DDR SDRAM CLOCK FEEDBACK LOOP
NET "CLK_FEEDBACK_OUT" LOC = "G23";
NET "CLK_FEEDBACK_IN" LOC = "C16";

NET "CLK_FEEDBACK_OUT" IOSTANDARD = SSTL2_II;
NET "CLK_FEEDBACK_IN" IOSTANDARD = SSTL2_II;
```

```
## PINOUT AND IO DRIVE CHARACTERISTICS FOR THE CPU DEBUG
## SECTION OF THE XUP-V2PRO DEVELOPMENT SYSTEM
## REVISION C PRINTED CIRCUIT BOARD DEC 8 2004
```

```
NET "CPU_TDO" LOC = "AG16";
NET "CPU_TDI" LOC = "AF15";
NET "CPU_TMS" LOC = "AJ16";
NET "CPU_TCK" LOC = "AG15";
NET "CPU_TRST" LOC = "AC21";
NET "CPU_HALT_Z" LOC = "AJ23";
NET "PROC_RESET_Z" LOC = "AH5";
```

```
NET "CPU_TDO" IOSTANDARD = LVCMOS25;
NET "CPU_TDI" IOSTANDARD = LVCMOS25;
NET "CPU_TMS" IOSTANDARD = LVCMOS25;
NET "CPU_TCK" IOSTANDARD = LVCMOS25;
NET "CPU_TRST" IOSTANDARD = LVCMOS25;
NET "CPU_HALT_Z" IOSTANDARD = LVCMOS25;
NET "PROC_RESET_Z" IOSTANDARD = LVTTTL;
```

```
NET "CPU_TDO" DRIVE = 12;
NET "CPU_TDO" SLEW = SLOW;
```

```
## PINOUT AND IO DRIVE CHARACTERISTICS FOR THE USER LEDS
## OF THE XUP-V2PRO DEVELOPMENT SYSTEM
## REVISION C PRINTED CIRCUIT BOARD DEC 8 2004

NET "LED_0" LOC = "AC4";
NET "LED_1" LOC = "AC3";
NET "LED_2" LOC = "AA6";
NET "LED_3" LOC = "AA5";

NET "LED_0" IOSTANDARD = LVTTTL;
NET "LED_1" IOSTANDARD = LVTTTL;
NET "LED_2" IOSTANDARD = LVTTTL;
NET "LED_3" IOSTANDARD = LVTTTL;

NET "LED_0" DRIVE = 12;
NET "LED_1" DRIVE = 12;
NET "LED_2" DRIVE = 12;
NET "LED_3" DRIVE = 12;

NET "LED_0" SLEW = SLOW;
NET "LED_1" SLEW = SLOW;
NET "LED_2" SLEW = SLOW;
NET "LED_3" SLEW = SLOW;
```

```

## PINOUT AND IO DRIVE CHARACTERISTICS FOR THE 10/100 ETHERNET
## SECTION OF THE XUP-V2PRO DEVELOPMENT SYSTEM
## REVISION C PRINTED CIRCUIT BOARD DEC 8 2004

```

```

NET "TX_DATA[0]" LOC = "J7";
NET "TX_DATA[1]" LOC = "J8";
NET "TX_DATA[2]" LOC = "C1";
NET "TX_DATA[3]" LOC = "C2";
NET "TX_ERROR" LOC = "H2";
NET "TX_CLOCK" LOC = "D3";
NET "TX_ENABLE" LOC = "C4";

NET "TX_DATA[*]" IOSTANDARD = LVTTTL;
NET "TX_DATA[*]" DRIVE = 8;
NET "TX_DATA[*]" SLEW = SLOW;

NET "TX_ERROR" IOSTANDARD = LVTTTL;
NET "TX_ERROR" DRIVE = 8;
NET "TX_ERROR" SLEW = SLOW;

NET "TX_CLOCK" IOSTANDARD = LVTTTL;

NET "TX_ENABLE" IOSTANDARD = LVTTTL;
NET "TX_ENABLE" DRIVE = 8;
NET "TX_ENABLE" SLEW = SLOW;

NET "RX_DATA[0]" LOC = "K6";
NET "RX_DATA[1]" LOC = "K5";
NET "RX_DATA[2]" LOC = "J1";
NET "RX_DATA[3]" LOC = "K1";
NET "RX_DATA_VALID" LOC = "M7";
NET "RX_ERROR" LOC = "J2";
NET "RX_CLOCK" LOC = "M8";

NET "RX_DATA[*]" IOSTANDARD = LVTTTL;
NET "RX_ERROR" IOSTANDARD = LVTTTL;
NET "RX_CLOCK" IOSTANDARD = LVTTTL;
NET "RX_DATA_VALID" IOSTANDARD = LVTTTL;

NET "ENET_RESET_Z" LOC = "G6";
NET "CARRIER_SENSE" LOC = "C5";
NET "COL_DETECT" LOC = "D5";
NET "ENET_SLEW0" LOC = "B3";
NET "ENET_SLEW1" LOC = "A3";
NET "MDIO" LOC = "M5";
NET "MDC" LOC = "M6";
NET "MDINIT_Z" LOC = "G5";
NET "PAUSE" LOC = "J4";
NET "SSN_DATA" LOC = "J3";

NET "ENET_RESET_Z" IOSTANDARD = LVTTTL;
NET "ENET_RESET_Z" DRIVE = 8;
NET "ENET_RESET_Z" SLEW = SLOW;

NET "CARRIER_SENSE" IOSTANDARD = LVTTTL;
NET "COL_DETECT" IOSTANDARD = LVTTTL;

```

```
NET "ENET_SLEW0" IOSTANDARD = LVTTTL;
NET "ENET_SLEW1" IOSTANDARD = LVTTTL;
NET "ENET_SLEW0" DRIVE = 8;
NET "ENET_SLEW1" DRIVE = 8;
NET "ENET_SLEW0" SLEW = SLOW;
NET "ENET_SLEW1" SLEW = SLOW;

NET "MDIO" IOSTANDARD = LVTTTL;
NET "MDC" IOSTANDARD = LVTTTL;
NET "MDIO" DRIVE = 8;
NET "MDC" DRIVE = 8;
NET "MDIO" SLEW = SLOW;
NET "MDC" SLEW = SLOW;

NET "MDINIT_Z" IOSTANDARD = LVTTTL;

NET "PAUSE" IOSTANDARD = LVTTTL;
NET "PAUSE" DRIVE = 8;
NET "PAUSE" SLEW = SLOW;

NET "SSN_DATA" IOSTANDARD = LVTTTL;
NET "SSN_DATA" DRIVE = 8;
NET "SSN_DATA" SLEW = SLOW;
```

```
## PINOUT AND IO DRIVE CHARACTERISTICS FOR THE USER PUSH BUTTONS
## OF THE XUP-V2PRO DEVELOPMENT SYSTEM
## REVISION C PRINTED CIRCUIT BOARD DEC 8 2004
```

```
NET "PB_ENTER" LOC = "AG5";
NET "PB_UP" LOC = "AH4";
NET "PB_DOWN" LOC = "AG3";
NET "PB_LEFT" LOC = "AH1";
NET "PB_RIGHT" LOC = "AH2";
```

```
NET "PB_ENTER" IOSTANDARD = LVTTTL;
NET "PB_UP" IOSTANDARD = LVTTTL;
NET "PB_DOWN" IOSTANDARD = LVTTTL;
NET "PB_LEFT" IOSTANDARD = LVTTTL;
NET "PB_RIGHT" IOSTANDARD = LVTTTL;
```

```
## PINOUT AND IO DRIVE CHARACTERISTICS FOR THE UPPER
## EXPANSION HEADER OF THE XUP-V2PRO DEVELOPMENT SYSTEM
## REVISION C PRINTED CIRCUIT BOARD DEC 8 2004

NET "EXP_IO_0" LOC = "K2";
NET "EXP_IO_1" LOC = "L2";
NET "EXP_IO_2" LOC = "N8";
NET "EXP_IO_3" LOC = "N7";
NET "EXP_IO_4" LOC = "K4";
NET "EXP_IO_5" LOC = "K3";
NET "EXP_IO_6" LOC = "L1";
NET "EXP_IO_7" LOC = "M1";
NET "EXP_IO_8" LOC = "N6";
NET "EXP_IO_9" LOC = "N5";
NET "EXP_IO_10" LOC = "L5";
NET "EXP_IO_11" LOC = "L4";
NET "EXP_IO_12" LOC = "M2";
NET "EXP_IO_13" LOC = "N2";
NET "EXP_IO_14" LOC = "P9";
NET "EXP_IO_15" LOC = "R9";
NET "EXP_IO_16" LOC = "M4";
NET "EXP_IO_17" LOC = "M3";
NET "EXP_IO_18" LOC = "N1";
NET "EXP_IO_19" LOC = "P1";

NET "EXP_IO_*" IOSTANDARD = LVTTTL;
```

```
## PINOUT AND IO DRIVE CHARACTERISTICS FOR THE UPPER MIDDLE
## EXPANSION HEADER OF THE XUP-V2PRO DEVELOPMENT SYSTEM
## REVISION C PRINTED CIRCUIT BOARD DEC 8 2004
```

```
NET "EXP_IO_20" LOC = "P8";
NET "EXP_IO_21" LOC = "P7";
NET "EXP_IO_22" LOC = "N4";
NET "EXP_IO_23" LOC = "N3";
NET "EXP_IO_24" LOC = "P3";
NET "EXP_IO_25" LOC = "P2";
NET "EXP_IO_26" LOC = "R8";
NET "EXP_IO_27" LOC = "R7";
NET "EXP_IO_28" LOC = "P5";
NET "EXP_IO_29" LOC = "P4";
NET "EXP_IO_30" LOC = "R2";
NET "EXP_IO_31" LOC = "T2";
NET "EXP_IO_32" LOC = "R6";
NET "EXP_IO_33" LOC = "R5";
NET "EXP_IO_34" LOC = "R4";
NET "EXP_IO_35" LOC = "R3";
NET "EXP_IO_36" LOC = "U1";
NET "EXP_IO_37" LOC = "V1";
NET "EXP_IO_38" LOC = "T5";
NET "EXP_IO_39" LOC = "T6";

NET "EXP_IO_*" IOSTANDARD = LVTTTL;
```

```
## PINOUT AND IO DRIVE CHARACTERISTICS FOR THE LOWER MIDDLE
## EXPANSION HEADER OF THE XUP-V2PRO DEVELOPMENT SYSTEM
## REVISION C PRINTED CIRCUIT BOARD DEC 8 2004
```

```
NET "EXP_IO_40" LOC = "T3";
NET "EXP_IO_41" LOC = "T4";
NET "EXP_IO_42" LOC = "U2";
NET "EXP_IO_43" LOC = "U3";
NET "EXP_IO_44" LOC = "T7";
NET "EXP_IO_45" LOC = "T8";
NET "EXP_IO_46" LOC = "U4";
NET "EXP_IO_47" LOC = "U5";
NET "EXP_IO_48" LOC = "V2";
NET "EXP_IO_49" LOC = "W2";
NET "EXP_IO_50" LOC = "T9";
NET "EXP_IO_51" LOC = "U9";
NET "EXP_IO_52" LOC = "V3";
NET "EXP_IO_53" LOC = "V4";
NET "EXP_IO_54" LOC = "W1";
NET "EXP_IO_55" LOC = "Y1";
NET "EXP_IO_56" LOC = "U7";
NET "EXP_IO_57" LOC = "U8";
NET "EXP_IO_58" LOC = "V5";
NET "EXP_IO_59" LOC = "V6";

NET "EXP_IO_*" IOSTANDARD = LVTTTL;
```

```
## PINOUT AND IO DRIVE CHARACTERISTICS FOR THE LOWER
## EXPANSION HEADER OF THE XUP-V2PRO DEVELOPMENT SYSTEM
## REVISION C PRINTED CIRCUIT BOARD DEC 8 2004
```

```
NET "EXP_IO_60" LOC = "Y2";
NET "EXP_IO_61" LOC = "AA2";
NET "EXP_IO_62" LOC = "V7";
NET "EXP_IO_63" LOC = "V8";
NET "EXP_IO_64" LOC = "W3";
NET "EXP_IO_65" LOC = "W4";
NET "EXP_IO_66" LOC = "AA1";
NET "EXP_IO_67" LOC = "AB1";
NET "EXP_IO_68" LOC = "W5";
NET "EXP_IO_69" LOC = "W6";
NET "EXP_IO_70" LOC = "Y4";
NET "EXP_IO_71" LOC = "Y5";
NET "EXP_IO_72" LOC = "AA3";
NET "EXP_IO_73" LOC = "AA4";
NET "EXP_IO_74" LOC = "W7";
NET "EXP_IO_75" LOC = "W8";
NET "EXP_IO_76" LOC = "AB3";
NET "EXP_IO_77" LOC = "AB4";
NET "EXP_IO_78" LOC = "AB2";
NET "EXP_IO_79" LOC = "AC2";

NET "EXP_IO_*" IOSTANDARD = LVTTTL;
```

```
## PINOUT AND IO DRIVE CHARACTERISTICS FOR THE LEFT LOW SPEED
## EXPANSION PORT OF THE XUP-V2PRO DEVELOPMENT SYSTEM
## REVISION C PRINTED CIRCUIT BOARD DEC 8 2004
```

```
NET "EXP_IO_8" LOC = "N6";
NET "EXP_IO_9" LOC = "N5";
NET "EXP_IO_10" LOC = "L5";
NET "EXP_IO_11" LOC = "L4";
NET "EXP_IO_12" LOC = "M2";
NET "EXP_IO_13" LOC = "N2";
NET "EXP_IO_14" LOC = "P9";
NET "EXP_IO_15" LOC = "R9";
NET "EXP_IO_16" LOC = "M4";
NET "EXP_IO_17" LOC = "M3";
NET "EXP_IO_18" LOC = "N1";
NET "EXP_IO_19" LOC = "P1";
NET "EXP_IO_20" LOC = "P8";
NET "EXP_IO_21" LOC = "P7";
NET "EXP_IO_22" LOC = "N4";
NET "EXP_IO_23" LOC = "N3";
NET "EXP_IO_24" LOC = "P3";
NET "EXP_IO_25" LOC = "P2";
NET "EXP_IO_26" LOC = "R8";
NET "EXP_IO_27" LOC = "R7";
NET "EXP_IO_28" LOC = "P5";
NET "EXP_IO_29" LOC = "P4";
NET "EXP_IO_30" LOC = "R2";
NET "EXP_IO_31" LOC = "T2";
NET "EXP_IO_32" LOC = "R6";
NET "EXP_IO_33" LOC = "R5";
NET "EXP_IO_34" LOC = "R4";
NET "EXP_IO_35" LOC = "R3";
NET "EXP_IO_36" LOC = "U1";
NET "EXP_IO_37" LOC = "V1";
NET "EXP_IO_38" LOC = "T5";
NET "EXP_IO_39" LOC = "T6";
NET "EXP_IO_40" LOC = "T3";
NET "EXP_IO_41" LOC = "T4";
NET "EXP_IO_42" LOC = "U2";
NET "EXP_IO_43" LOC = "U3";
NET "EXP_IO_44" LOC = "T7";

NET "EXP_IO_*" IOSTANDARD = LVTTTL;
```

```
## PINOUT AND IO DRIVE CHARACTERISTICS FOR THE RIGHT LOW SPEED
## EXPANSION PORT OF THE XUP-V2PRO DEVELOPMENT SYSTEM
## REVISION C PRINTED CIRCUIT BOARD DEC 8 2004
```

```
NET "EXP_IO_45" LOC = "T8";
NET "EXP_IO_46" LOC = "U4";
NET "EXP_IO_47" LOC = "U5";
NET "EXP_IO_48" LOC = "V2";
NET "EXP_IO_49" LOC = "W2";
NET "EXP_IO_50" LOC = "T9";
NET "EXP_IO_51" LOC = "U9";
NET "EXP_IO_52" LOC = "V3";
NET "EXP_IO_53" LOC = "V4";
NET "EXP_IO_54" LOC = "W1";
NET "EXP_IO_55" LOC = "Y1";
NET "EXP_IO_56" LOC = "U7";
NET "EXP_IO_57" LOC = "U8";
NET "EXP_IO_58" LOC = "V5";
NET "EXP_IO_59" LOC = "V6";
NET "EXP_IO_60" LOC = "Y2";
NET "EXP_IO_61" LOC = "AA2";
NET "EXP_IO_62" LOC = "V7";
NET "EXP_IO_63" LOC = "V8";
NET "EXP_IO_64" LOC = "W3";
NET "EXP_IO_65" LOC = "W4";
NET "EXP_IO_66" LOC = "AA1";
NET "EXP_IO_67" LOC = "AB1";
NET "EXP_IO_68" LOC = "W5";
NET "EXP_IO_69" LOC = "W6";
NET "EXP_IO_70" LOC = "Y4";
NET "EXP_IO_71" LOC = "Y5";
NET "EXP_IO_72" LOC = "AA3";
NET "EXP_IO_73" LOC = "AA4";
NET "EXP_IO_74" LOC = "W7";
NET "EXP_IO_75" LOC = "W8";
NET "EXP_IO_76" LOC = "AB3";

NET "EXP_IO_*" IOSTANDARD = LVTTTL;
```

```
## PINOUT AND IO DRIVE CHARACTERISTICS FOR THE HIGH SPEED
## EXPANSION PORT OF THE XUP-V2PRO DEVELOPMENT SYSTEM
## REVISION C PRINTED CIRCUIT BOARD DEC 8 2004
```

```
NET "HS_IO[*]" IOSTANDARD = LVTTTL;
NET "HS_CLKOUT" IOSTANDARD = LVTTTL;
NET "HS_CLKIN" IOSTANDARD = LVCMOS25;
NET "HS_CLKIO" IOSTANDARD = LVTTTL;
```

```
NET "HS_IO[1]" LOC = "AF6";
NET "HS_IO[2]" LOC = "AE5";
NET "HS_IO[3]" LOC = "AB8";
NET "HS_IO[4]" LOC = "AB7";
NET "HS_IO[5]" LOC = "AE4";
NET "HS_IO[6]" LOC = "AE3";
NET "HS_IO[7]" LOC = "AF4";
NET "HS_IO[8]" LOC = "AF3";
NET "HS_IO[9]" LOC = "AC6";
NET "HS_IO[10]" LOC = "AC5";
NET "HS_IO[11]" LOC = "AF2";
NET "HS_IO[12]" LOC = "AF1";
NET "HS_IO[13]" LOC = "AD4";
NET "HS_IO[14]" LOC = "AD3";
NET "HS_IO[15]" LOC = "AA8";
NET "HS_IO[16]" LOC = "AA7";
NET "HS_IO[17]" LOC = "AE2";
NET "HS_IO[18]" LOC = "AE1";
NET "HS_IO[19]" LOC = "AB6";
NET "HS_IO[20]" LOC = "AB5";
NET "HS_IO[21]" LOC = "Y8";
NET "HS_IO[22]" LOC = "Y7";
NET "HS_IO[23]" LOC = "AD2";
NET "HS_IO[24]" LOC = "AD1";
NET "HS_IO[25]" LOC = "L7";
NET "HS_IO[26]" LOC = "L8";
NET "HS_IO[27]" LOC = "G1";
NET "HS_IO[28]" LOC = "G2";
NET "HS_IO[29]" LOC = "G3";
NET "HS_IO[30]" LOC = "G4";
NET "HS_IO[31]" LOC = "J5";
NET "HS_IO[32]" LOC = "J6";
NET "HS_IO[33]" LOC = "F1";
NET "HS_IO[34]" LOC = "F2";
NET "HS_IO[35]" LOC = "F3";
NET "HS_IO[36]" LOC = "F4";
NET "HS_IO[37]" LOC = "K7";
NET "HS_IO[38]" LOC = "K8";
NET "HS_IO[39]" LOC = "E1";
NET "HS_IO[40]" LOC = "E2";
NET "HS_CLKOUT" LOC = "E4";
NET "HS_CLKIN" LOC = "B16";
NET "HS_CLKIO" LOC = "E3";
```



```
## PINOUT AND IO DRIVE CHARACTERISTICS FOR THE USER SWITCHES
## OF THE XUP-V2PRO DEVELOPMENT SYSTEM
## REVISION C PRINTED CIRCUIT BOARD DEC 8 2004
```

```
NET "SW_0" LOC = "AC11";
NET "SW_1" LOC = "AD11";
NET "SW_2" LOC = "AF8";
NET "SW_3" LOC = "AF9";
```

```
NET "SW_0" IOSTANDARD = LVCMOS25;
NET "SW_1" IOSTANDARD = LVCMOS25;
NET "SW_2" IOSTANDARD = LVCMOS25;
NET "SW_3" IOSTANDARD = LVCMOS25;
```

```
## PINOUT AND IO DRIVE CHARACTERISTICS FOR THE PS/2
## PORTS OF THE XUP-V2PRO DEVELOPMENT SYSTEM
## REVISION C PRINTED CIRCUIT BOARD DEC 8 2004
```

```
NET "KBD_CLOCK" LOC = "AG2";
NET "KBD_DATA" LOC = "AG1";
NET "MOUSE_CLOCK" LOC = "AD6";
NET "MOUSE_DATA" LOC = "AD5";
```

```
NET "KBD_CLOCK" IOSTANDARD = LVTTTL;
NET "KBD_DATA" IOSTANDARD = LVTTTL;
NET "MOUSE_CLOCK" IOSTANDARD = LVTTTL;
NET "MOUSE_DATA" IOSTANDARD = LVTTTL;
```

```
NET "KBD_CLOCK" DRIVE = 8;
NET "KBD_DATA" DRIVE = 8;
NET "MOUSE_CLOCK" DRIVE = 8;
NET "MOUSE_DATA" DRIVE = 8;
```

```
NET "KBD_CLOCK" SLEW = SLOW;
NET "KBD_DATA" SLEW = SLOW;
NET "MOUSE_CLOCK" SLEW = SLOW;
NET "MOUSE_DATA" SLEW = SLOW;
```

```

## PINOUT AND IO DRIVE CHARACTERISTICS FOR THE DDR SDRAM
## SECTION OF THE XUP-V2PRO DEVELOPMENT SYSTEM
## REVISION C PRINTED CIRCUIT BOARD DEC 8 2004
    
```

```

NET "SDRAM_DQ[*]"      IOSTANDARD = SSTL2_II;
NET "SDRAM_CB[*]"     IOSTANDARD = SSTL2_II;
NET "SDRAM_DQS[*]"   IOSTANDARD = SSTL2_II;
NET "SDRAM_DM[*]"    IOSTANDARD = SSTL2_II;
NET "SDRAM_CK*"      IOSTANDARD = SSTL2_II;
NET "SDRAM_CK*_Z"    IOSTANDARD = SSTL2_II;
NET "SDRAM_A[*]"     IOSTANDARD = SSTL2_II;
NET "SDRAM_BA*"      IOSTANDARD = SSTL2_II;
NET "SDRAM_RAS_Z"    IOSTANDARD = SSTL2_II;
NET "SDRAM_CAS_Z"    IOSTANDARD = SSTL2_II;
NET "SDRAM_WE_Z"     IOSTANDARD = SSTL2_II;
NET "SDRAM_S*_Z"     IOSTANDARD = SSTL2_II;
NET "SDRAM_CKE*"     IOSTANDARD = SSTL2_II;
    
```

```

NET "SDRAM_CK2"       LOC = "AB23" ;
NET "SDRAM_CK2_Z"    LOC = "AB24" ;
NET "SDRAM_CK1"      LOC = "AD29" ;
NET "SDRAM_CK1_Z"    LOC = "AD30" ;
NET "SDRAM_CK0"      LOC = "AC27" ;
NET "SDRAM_CK0_Z"    LOC = "AC28" ;
NET "SDRAM_CKE0"     LOC = "R26" ;
NET "SDRAM_CKE1"     LOC = "R25" ;
NET "SDRAM_SO_Z"     LOC = "R24" ;
NET "SDRAM_S1_Z"     LOC = "R23" ;
NET "SDRAM_RAS_Z"    LOC = "N29" ;
NET "SDRAM_CAS_Z"    LOC = "L27" ;
NET "SDRAM_WE_Z"     LOC = "N26" ;
NET "SDRAM_BA0"      LOC = "M26" ;
NET "SDRAM_BA1"      LOC = "K26" ;
    
```

```

NET "SDRAM_A[13]"    LOC = "M23" ;
NET "SDRAM_A[12]"    LOC = "M24" ;
NET "SDRAM_A[11]"    LOC = "F30" ;
NET "SDRAM_A[10]"    LOC = "F28" ;
NET "SDRAM_A[9]"     LOC = "K24" ;
NET "SDRAM_A[8]"     LOC = "J24" ;
NET "SDRAM_A[7]"     LOC = "D26" ;
NET "SDRAM_A[6]"     LOC = "G26" ;
NET "SDRAM_A[5]"     LOC = "G25" ;
NET "SDRAM_A[4]"     LOC = "K30" ;
NET "SDRAM_A[3]"     LOC = "M29" ;
NET "SDRAM_A[2]"     LOC = "L26" ;
NET "SDRAM_A[1]"     LOC = "N25" ;
NET "SDRAM_A[0]"     LOC = "M25" ;
    
```

```
#####
# NET REQUIRED FOR XMIL IMPLEMENTATION
#####
#NET "RST_DQS_DIV" LOC = "P27" ;
#NET "RST_DQS_DIV" LOC = "P26" ;
NET "SDRAM_DQS[7]" LOC = "AH26" ;
NET "SDRAM_DM[7]" LOC = "W25" ;
NET "SDRAM_DQ[63]" LOC = "AH29" ;
NET "SDRAM_DQ[62]" LOC = "AH27" ;
NET "SDRAM_DQ[61]" LOC = "AG28" ;
NET "SDRAM_DQ[60]" LOC = "AD25" ;
NET "SDRAM_DQ[59]" LOC = "AD26" ;
NET "SDRAM_DQ[58]" LOC = "AG29" ;
NET "SDRAM_DQ[57]" LOC = "AG30" ;
NET "SDRAM_DQ[56]" LOC = "AF25" ;

NET "SDRAM_DQS[6]" LOC = "AC25" ;
NET "SDRAM_DM[6]" LOC = "W26" ;
NET "SDRAM_DQ[55]" LOC = "AF29" ;
NET "SDRAM_DQ[54]" LOC = "AF30" ;
NET "SDRAM_DQ[53]" LOC = "AD27" ;
NET "SDRAM_DQ[52]" LOC = "AD28" ;
NET "SDRAM_DQ[51]" LOC = "AA23" ;
NET "SDRAM_DQ[50]" LOC = "AA24" ;
NET "SDRAM_DQ[49]" LOC = "AE29" ;
NET "SDRAM_DQ[48]" LOC = "AB25" ;

NET "SDRAM_DQS[5]" LOC = "AA25" ;
NET "SDRAM_DM[5]" LOC = "W27" ;
NET "SDRAM_DQ[47]" LOC = "AC29" ;
NET "SDRAM_DQ[46]" LOC = "AB27" ;
NET "SDRAM_DQ[45]" LOC = "AB28" ;
NET "SDRAM_DQ[44]" LOC = "W23" ;
NET "SDRAM_DQ[43]" LOC = "W24" ;
NET "SDRAM_DQ[42]" LOC = "AA27" ;
NET "SDRAM_DQ[41]" LOC = "AA28" ;
NET "SDRAM_DQ[40]" LOC = "Y26" ;

NET "SDRAM_DQS[4]" LOC = "V23" ;
NET "SDRAM_DM[4]" LOC = "W28" ;
NET "SDRAM_DQ[39]" LOC = "AA29" ;
NET "SDRAM_DQ[38]" LOC = "Y29" ;
NET "SDRAM_DQ[37]" LOC = "V25" ;
NET "SDRAM_DQ[36]" LOC = "V26" ;
NET "SDRAM_DQ[35]" LOC = "U23" ;
NET "SDRAM_DQ[34]" LOC = "U24" ;
NET "SDRAM_DQ[33]" LOC = "Y30" ;
NET "SDRAM_DQ[32]" LOC = "V27" ;

NET "SDRAM_DQS[8]" LOC = "T23" ;
NET "SDRAM_DM[8]" LOC = "U22" ;
NET "SDRAM_CB[7]" LOC = "U28" ;
NET "SDRAM_CB[6]" LOC = "T27" ;
NET "SDRAM_CB[5]" LOC = "T28" ;
NET "SDRAM_CB[4]" LOC = "T25" ;
NET "SDRAM_CB[3]" LOC = "T26" ;
NET "SDRAM_CB[2]" LOC = "V30" ;
NET "SDRAM_CB[1]" LOC = "U30" ;
NET "SDRAM_CB[0]" LOC = "R28" ;
```

```
NET "SDRAM_DQS[3]" LOC = "P29" ;
NET "SDRAM_DM[3]" LOC = "T22" ;
NET "SDRAM_DQ[31]" LOC = "N28" ;
NET "SDRAM_DQ[30]" LOC = "N27" ;
NET "SDRAM_DQ[29]" LOC = "P24" ;
NET "SDRAM_DQ[28]" LOC = "P23" ;
NET "SDRAM_DQ[27]" LOC = "P30" ;
NET "SDRAM_DQ[26]" LOC = "M28" ;
NET "SDRAM_DQ[25]" LOC = "M27" ;
NET "SDRAM_DQ[24]" LOC = "R22" ;

NET "SDRAM_DQS[2]" LOC = "M30" ;
NET "SDRAM_DM[2]" LOC = "W29" ;
NET "SDRAM_DQ[23]" LOC = "K28" ;
NET "SDRAM_DQ[22]" LOC = "K27" ;
NET "SDRAM_DQ[21]" LOC = "N24" ;
NET "SDRAM_DQ[20]" LOC = "N23" ;
NET "SDRAM_DQ[19]" LOC = "L29" ;
NET "SDRAM_DQ[18]" LOC = "K29" ;
NET "SDRAM_DQ[17]" LOC = "J28" ;
NET "SDRAM_DQ[16]" LOC = "J27" ;

NET "SDRAM_DQS[1]" LOC = "J29" ;
NET "SDRAM_DM[1]" LOC = "V29" ;
NET "SDRAM_DQ[15]" LOC = "H28" ;
NET "SDRAM_DQ[14]" LOC = "H27" ;
NET "SDRAM_DQ[13]" LOC = "L24" ;
NET "SDRAM_DQ[12]" LOC = "L23" ;
NET "SDRAM_DQ[11]" LOC = "G30" ;
NET "SDRAM_DQ[10]" LOC = "G28" ;
NET "SDRAM_DQ[9]" LOC = "G27" ;
NET "SDRAM_DQ[8]" LOC = "J26" ;

NET "SDRAM_DQS[0]" LOC = "E30" ;
NET "SDRAM_DM[0]" LOC = "U26" ;
NET "SDRAM_DQ[7]" LOC = "E28" ;
NET "SDRAM_DQ[6]" LOC = "E27" ;
NET "SDRAM_DQ[5]" LOC = "H26" ;
NET "SDRAM_DQ[4]" LOC = "H25" ;
NET "SDRAM_DQ[3]" LOC = "D30" ;
NET "SDRAM_DQ[2]" LOC = "D29" ;
NET "SDRAM_DQ[1]" LOC = "D28" ;
NET "SDRAM_DQ[0]" LOC = "C27" ;

NET "SDRAM_SDA" LOC = "AF23" ;
NET "SDRAM_SCL" LOC = "AF22" ;

NET "SDRAM_SDA" IOSTANDARD = LVCMOS25 ;
NET "SDRAM_SCL" IOSTANDARD = LVCMOS25 ;
```

```

## PINOUT AND IO DRIVE CHARACTERISTICS FOR THE SYSTEMACE
## MPU PORT OF THE XUP-V2PRO DEVELOPMENT SYSTEM
## REVISION C PRINTED CIRCUIT BOARD DEC 8 2004

```

```

NET "CF_MPA[0]" LOC = "AF21";
NET "CF_MPA[1]" LOC = "AG21";
NET "CF_MPA[2]" LOC = "AC19";
NET "CF_MPA[3]" LOC = "AD19";
NET "CF_MPA[4]" LOC = "AE22";
NET "CF_MPA[5]" LOC = "AE21";
NET "CF_MPA[6]" LOC = "AH22";

```

```

NET "CF_MPA[*]" IOSTANDARD = LVCMOS25;
NET "CF_MPA[*]" DRIVE = 8;
NET "CF_MPA[*]" SLEW = SLOW;

```

```

NET "CF_MPD[0]" LOC = "AE15";
NET "CF_MPD[1]" LOC = "AD15";
NET "CF_MPD[2]" LOC = "AG14";
NET "CF_MPD[3]" LOC = "AF14";
NET "CF_MPD[4]" LOC = "AE14";
NET "CF_MPD[5]" LOC = "AD14";
NET "CF_MPD[6]" LOC = "AC15";
NET "CF_MPD[7]" LOC = "AB15";
NET "CF_MPD[8]" LOC = "AJ9";
NET "CF_MPD[9]" LOC = "AH9";
NET "CF_MPD[10]" LOC = "AE10";
NET "CF_MPD[11]" LOC = "AE9";
NET "CF_MPD[12]" LOC = "AD12";
NET "CF_MPD[13]" LOC = "AC12";
NET "CF_MPD[14]" LOC = "AG10";
NET "CF_MPD[15]" LOC = "AF10";

```

```

NET "CF_MPD[*]" IOSTANDARD = LVCMOS25;
NET "CF_MPD[*]" DRIVE = 8;
NET "CF_MPD[*]" SLEW = SLOW;

```

```

NET "CF_MP_CE_Z" LOC = "AB16";
NET "CF_MP_OE_Z" LOC = "AD17";
NET "CF_MP_WE_Z" LOC = "AC16";
NET "CF_MPIRQ" LOC = "AD16";
NET "CF_MPBRDY" LOC = "AE16";

```

```

NET "CF_MP_CE_Z" IOSTANDARD = LVCMOS25;
NET "CF_MP_OE_Z" IOSTANDARD = LVCMOS25;
NET "CF_MP_WE_Z" IOSTANDARD = LVCMOS25;
NET "CF_MPIRQ" IOSTANDARD = LVCMOS25;
NET "CF_MPBRDY" IOSTANDARD = LVCMOS25;

```

```

NET "CF_MP_CE_Z" DRIVE = 8;
NET "CF_MP_OE_Z" DRIVE = 8;
NET "CF_MP_WE_Z" DRIVE = 8;

```

```

NET "CF_MP_CE_Z" SLEW = SLOW;
NET "CF_MP_OE_Z" SLEW = SLOW;
NET "CF_MP_WE_Z" SLEW = SLOW;

```

```
## PINOUT AND IO DRIVE CHARACTERISTICS FOR THE XSGA
## VIDEO OUTPUT OF THE XUP-V2PRO DEVELOPMENT SYSTEM
## REVISION C PRINTED CIRCUIT BOARD DEC 8 2004
```

```
NET "VGA_VSYNCH" LOC = "D11";
NET "VGA_HSYNCH" LOC = "B8";
NET "VGA_OUT_BLANK_Z" LOC = "A8";
NET "VGA_COMP_SYNCH" LOC = "G12";
NET "VGA_OUT_PIXEL_CLOCK" LOC = "H12";
```

```
NET "VGA_OUT_RED[7]" LOC = "H10";
NET "VGA_OUT_RED[6]" LOC = "C7";
NET "VGA_OUT_RED[5]" LOC = "D7";
NET "VGA_OUT_RED[4]" LOC = "F10";
NET "VGA_OUT_RED[3]" LOC = "F9";
NET "VGA_OUT_RED[2]" LOC = "G9";
NET "VGA_OUT_RED[1]" LOC = "H9";
NET "VGA_OUT_RED[0]" LOC = "G8";
```

```
NET "VGA_OUT_GREEN[7]" LOC = "E11";
NET "VGA_OUT_GREEN[6]" LOC = "G11";
NET "VGA_OUT_GREEN[5]" LOC = "H11";
NET "VGA_OUT_GREEN[4]" LOC = "C8";
NET "VGA_OUT_GREEN[3]" LOC = "D8";
NET "VGA_OUT_GREEN[2]" LOC = "D10";
NET "VGA_OUT_GREEN[1]" LOC = "E10";
NET "VGA_OUT_GREEN[0]" LOC = "G10";
```

```
NET "VGA_OUT_BLUE[7]" LOC = "E14";
NET "VGA_OUT_BLUE[6]" LOC = "D14";
NET "VGA_OUT_BLUE[5]" LOC = "D13";
NET "VGA_OUT_BLUE[4]" LOC = "C13";
NET "VGA_OUT_BLUE[3]" LOC = "J15";
NET "VGA_OUT_BLUE[2]" LOC = "H15";
NET "VGA_OUT_BLUE[1]" LOC = "E15";
NET "VGA_OUT_BLUE[0]" LOC = "D15";
```

```
NET "VGA_OUT_BLUE[*]" IOSTANDARD = LVTTTL;
NET "VGA_OUT_GREEN[*]" IOSTANDARD = LVTTTL;
NET "VGA_OUT_RED[*]" IOSTANDARD = LVTTTL;
```

```
NET "VGA_OUT_BLUE[*]" SLEW = SLOW;
NET "VGA_OUT_GREEN[*]" SLEW = SLOW;
NET "VGA_OUT_RED[*]" SLEW = SLOW;
```

```
NET "VGA_OUT_BLUE[*]" DRIVE = 8;
NET "VGA_OUT_GREEN[*]" DRIVE = 8;
NET "VGA_OUT_RED[*]" DRIVE = 8;
```

```
NET "VGA_VSYNCH" IOSTANDARD = LVTTTL;
NET "VGA_OUT_PIXEL_CLOCK" IOSTANDARD = LVTTTL;
NET "VGA_HSYNCH" IOSTANDARD = LVTTTL;
NET "VGA_OUT_BLANK_Z" IOSTANDARD = LVTTTL;
NET "VGA_COMP_SYNCH" IOSTANDARD = LVTTTL;
NET "VGA_VSYNCH" DRIVE = 12;
NET "VGA_OUT_PIXEL_CLOCK" DRIVE = 12;
NET "VGA_HSYNCH" DRIVE = 12;
NET "VGA_OUT_BLANK_Z" DRIVE = 12;
NET "VGA_COMP_SYNCH" DRIVE = 12;
```

```
NET "VGA_VSYNCH" SLEW = SLOW;  
NET "VGA_OUT_PIXEL_CLOCK" SLEW = SLOW;  
NET "VGA_HSYNCH" SLEW = SLOW;  
NET "VGA_OUT_BLANK_Z" SLEW = SLOW;  
NET "VGA_COMP_SYNCH" SLEW = SLOW;
```

```
#####
# SATA 0 Host
#####
# MGT TX/RX pads are not directly specified in the UCF file.
# Rather, the MGT itself is placed and the tools automatically
# connect the appropriate pads.
INST "hierarchical_path_to_mgt" LOC=GT_X0Y1; # SATA 0 HOST
# In addition, constrain location of the registers in the MGT Phase
# Align Module. This insures correct timing with respect to the MGT's
# enable comma align signal.
# See the RocketIO Transceiver User Guide for more info
# SATA 0 HOST (GT_X0Y1):
INST "hierarchical_path_to_align_logic"
AREA_GROUP="PHASE_ALIGN_0_GRP";
AREA_GROUP "PHASE_ALIGN_0_GRP" RANGE=SLICE_X14Y152:SLICE_X15Y153;
NET "SATA_PORT0_IDLE" LOC = "B15";
NET "SATA_PORT0_IDLE" IOSTANDARD = LVTTTL;
NET "SATA_PORT0_IDLE" SLEW = FAST;

#####
# SATA 1 Target
#####
INST "hierarchical_path_to_mgt" LOC=GT_X1Y1; # SATA 1 TARGET
# SATA 1 TARGET (GT_X1Y1):
INST "hierarchical_path_to_align_logic"
AREA_GROUP="PHASE_ALIGN_1_GRP";
AREA_GROUP "PHASE_ALIGN_1_GRP" RANGE=SLICE_X38Y152:SLICE_X39Y153;
NET "SATA_PORT1_IDLE" LOC = "AK3";
NET "SATA_PORT1_IDLE" IOSTANDARD = LVTTTL;
NET "SATA_PORT1_IDLE" SLEW = FAST;

#####
# SATA 2 Host
#####
INST "hierarchical_path_to_mgt" LOC=GT_X2Y1; # SATA 2 HOST
# SATA 2 HOST (GT_X2Y1):
INST "hierarchical_path_to_align_logic"
AREA_GROUP="PHASE_ALIGN_2_GRP";
AREA_GROUP "PHASE_ALIGN_2_GRP" RANGE=SLICE_X50Y152:SLICE_X51Y153;
NET "SATA_PORT2_IDLE" LOC = "C15";
NET "SATA_PORT2_IDLE" IOSTANDARD = LVTTTL;
NET "SATA_PORT2_IDLE" SLEW = FAST;

#####
# SMA MGT
#####
INST "hierarchical_path_to_mgt" LOC=GT_X3Y1; # SMA MGT
# SMA MGT (GT_X3Y1):
INST "hierarchical_path_to_align_logic"
AREA_GROUP="PHASE_ALIGN_3_GRP";
AREA_GROUP "PHASE_ALIGN_3_GRP" RANGE=SLICE_X74Y152:SLICE_X75Y153;
```


Links to the Component Data Sheets

This appendix provides links to the manufacturers' web sites for the various components used in this system.

FPGA Related Documentation

- *Virtex-II Pro Complete Data Sheet*
<http://direct.xilinx.com/bvdocs/datasheets/ds083.pdf>
- *Virtex-II Pro Platform FPGA User Guide*
<http://direct.xilinx.com/bvdocs/userguides/ug012.pdf>
- *RocketIO Transceiver User Guide*
<http://direct.xilinx.com/bvdocs/userguides/ug024.pdf>
- *PowerPC 405 Processor Block Reference Guide*
<http://direct.xilinx.com/bvdocs/userguides/ug018.pdf>
- *PowerPC Processor Reference Guide*
http://direct.xilinx.com/bvdocs/userguides/ppc_ref_guide.pdf

Configuration Sources

- System ACE CompactFlash Solution
<http://direct.xilinx.com/bvdocs/publications/ds080.pdf>
- Platform Flash In-System Programmable Configuration PROMs
<http://direct.xilinx.com/bvdocs/publications/ds123.pdf>

DDR SDRAM Modules

- 64 MB x 64 bit Non ECC Dual Rank Unbuffered DIMM
<http://www.micron.com/products/modules/ddrsdram/part.aspx?part=MT16VDDT6464AG-265>
- 32 MB x 8 TSOP DDR SDRAM
<http://download.micron.com/pdf/datasheets/dram/ddr/256MBDDRx4x8x16.pdf>

Audio Processing

- AC 97 Multi-Channel Audio Codec
<http://cache.national.com/ds/LM/LM4550.pdf>
- 150 mW Stereo Audio Power Amplifier
<http://focus.ti.com/lit/ds/symlink/tpa6111a2.pdf>

XSGA Video Output

- 180 MHz Triple Video D/A Converter
<http://www.fairchildsemi.com/ds/FM/FMS3818.pdf>

Ethernet Networking

- Dual - Speed Single – Port Fast Ethernet Transceiver
<http://www.intel.com/design/network/products/lan/datashts/24918603.pdf>

Power Supplies

- 6-A Output Synchronous Buck PWM Switching Power Supply
<http://focus.ti.com/lit/ds/symlink/tps54616.pdf>
- Precision Triple Supply Monitor
<http://www.linear.com/pc/downloadDocument.do?navId=H0,C1,C1003,C1144,C1043,C1020,P1552,D1625>