# onsemi

# MOSFET – N-Channel, Shielded Gate POWERTRENCH<sup>®</sup>

**80 V, 51 A, 10 m**Ω

# FDMC010N08C

#### **General Description**

This N-Channel MV MOSFET is produced using **onsemi's** advanced POWERTRENCH process that incorporates Shielded Gate technology. This process has been optimized to minimise on-state resistance and yet maintain superior switching performance with best in class soft body diode.

#### Features

- Shielded Gate MOSFET Technology
- Max  $R_{DS(on)} = 10 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 16 \text{ A}$
- Max  $R_{DS(on)} = 25 \text{ m}\Omega$  at  $V_{GS} = 6 \text{ V}$ ,  $I_D = 8 \text{ A}$
- 50% Lower Qrr than Other MOSFET Suppliers
- Lowers Switching Noise/EMI
- MSL1 Robust Package Design
- 100% UIL Tested
- This Device is Pb-Free, Halide Free and is RoHS Compliant


#### Application

- Primary DC-DC MOSFET
- Synchronous Rectifier in DC-DC and AC-DC
- Motor Drive
- Solar

#### **MOSFET MAXIMUM RATINGS** (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Ratings	Units
VDS	Drain to Source Voltage	80	V
Vgs	Gate to Source Voltage	±20	V
Ι <sub>D</sub>	$ \begin{array}{c} \text{Drain Current} \\ - \text{ Continuous} \\ - \text{ Pulsed} \end{array} \begin{array}{c} T_C = 25^\circ C  (\text{Note 5}) \\ T_C = 100^\circ C  (\text{Note 5}) \\ T_A = 25^\circ C  (\text{Note 1a}) \\ (\text{Note 4}) \end{array} $	51 32 11 206	A
Eas	Single Pulse Avalanche Energy (Note 3)	96	mJ
PD	Power Dissipation $T_C = 25^{\circ}C$	52	W
	Power Dissipation $T_A = 25^{\circ}C$ (Note 1a)	2.4	1
TJ, TSTG	Operating and Storage Junction Temperature Range	–55 to +150	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.






CASE 483AW

#### MARKING DIAGRAM







# N-Channel MOSFET

#### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
FDMC010N08C	WDFN8 (Pb-Free, Halide Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, <u>BRD8011/D</u>.

#### THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
Rejc	Thermal Resistance, Junction to Case	2.4	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	53	°C/W

#### ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Condi	tion	Min	Тур	Max	Unit
OFF CHARA	CTERISTICS				-	-	
$\Delta \text{BV}_{\text{DSS}}$	Drain to Source Breakdown Voltage	$I_D$ = 250 $\mu$ A, $V_{GS}$ = 0 V		80	-	_	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$ , referenced to $25^{\circ}\text{C}$		-	75	-	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 64 \text{ V}, V_{GS} = 0$	V	-	-	1	μA
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, \text{ V}_{DS} = 0$	) V	-	-	±100	nA
ON CHARAC	TERISTICS				-	-	
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 90 \ \mu$	A	2.0	2.9	4.0	V
$\frac{\Delta V_{\text{GS(th)}}}{\Delta \text{T}_{\text{J}}}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 90 \ \mu A$ , referenced to $25^{\circ}C$		_	-8	-	mV/°C
R <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 16 A	Ą	-	8.0	10	mΩ
		V <sub>GS</sub> = 6 V, I <sub>D</sub> = 8 A		-	12.3	25	
		$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 16 \text{ A}$	A, T <sub>J</sub> = 125°C	_	14	18	
<b>9</b> FS	Forward Transconductance	$V_{DS} = 5 \text{ V}, \text{ I}_{D} = 16 \text{ A}$		1	35	_	S
OYNAMIC CH	IARACTERISTICS	-			-	-	-
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 40 \text{ V}, \text{ V}_{GS} = 0$	V,	-	1070	1500	pF
Coss	Output Capacitance	f = 1 MHz	f = 1 MHz		381	530	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			-	20	30	pF
Rg	Gate Resistance			0.1	0.4	0.7	Ω
SWITCHING	CHARACTERISTICS						
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 40 \text{ V}, \text{ I}_{D} = 16 \text{ A},$		١	9	19	ns
t <sub>r</sub>	Rise Time	$V_{GS} = 10 V, R_{GEN} = 0$	$V_{GS}$ = 10 V, $R_{GEN}$ = 6 $\Omega$		3	10	ns
td(off)	Turn-Off Delay Time				17	31	ns
t <sub>f</sub>	Fall Time			-	5	10	ns
Qg	Total Gate Charge	$V_{GS}$ = 0 V to 10 V	V <sub>DD</sub> = 40 V, I <sub>D</sub> = 16 A	-	15	22	nC
Qg	Total Gate Charge	$V_{GS}$ = 0 V to 6 V	1D = 10 A	-	10	14	nC
Q <sub>gs</sub>	Gate to Source Charge	V <sub>DD</sub> = 40 V I <sub>D</sub> = 16 A		-	5	-	nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	ID = 10 A		-	3	-	nC
Q <sub>oss</sub>	Output Charge	$V_{DD} = 40 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$		-	22.1	-	nC
Q <sub>sync</sub>	Total Gate Charge Sync	$V_{DS} = 0 V, I_D = 16 A$		-	13.3	_	nC
DRAIN-SOU	RCE DIODE CHARACTERISTICS				-		
$V_{SD}$	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 2 \text{ A (Note 2)}$ $V_{GS} = 0 \text{ V}, I_S = 16 \text{ A (Note 2)}$ $I_F = 8 \text{ A, di/dt} = 300 \text{ A/}\mu\text{s}$ $I_F = 8 \text{ A, di/dt} = 1000 \text{ A/}\mu\text{s}$		-	0.7	1.2	V
				-	0.8	1.3	
t <sub>rr</sub>	Reverse Recovery Time			-	17	30	ns
Q <sub>rr</sub>	Reverse Recovery Charge			-	20	33	nC
t <sub>rr</sub>	Reverse Recovery Time			-	13	23	ns
Q <sub>rr</sub>	Reverse Recovery Charge			-	45	73	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### NOTES:

R<sub>θJA</sub> is determined with the device mounted on a 1 in2 pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>θCA</sub> is determined by the user's board design.

b. 125 °C/W when mounted on

a minimum pad of 2 oz copper.



a p g s s s


a. 53 °C/W when mounted on

a 1 in 2 pad of 2 oz copper.

- Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0 %.</li>
   E<sub>AS</sub> of 96 mJ is based on starting T<sub>J</sub> = 25 °C, L = 3 mH, I<sub>AS</sub> = 8 A, V<sub>DD</sub> = 72 V, V<sub>GS</sub> = 10 V. 100% test at L = 0.1 mH, I<sub>AS</sub> = 25 A.
   Pulsed Id please refer to Fig 11 SOA graph for more details.
   Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

GDSSS

#### **TYPICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)



Voltage vs. Source Current

#### TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted) (continued)




Figure 7. Gate Charge Characteristics







Figure 9. Unclamped Inductive Switching Capability



Area







TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted) (continued)






Figure 13. Junction-to-Case Transient Thermal Response Curve


POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

DATE 10 SEP 2019











в


FRONT VIEW



BOTTOM VIEW



WDFN8 3.3X3.3, 0.65P CASE 483AW ISSUE A



\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM\*



XXXX = Specific Device Code A = Assembly Location

WW = Work Week

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13672G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	WDFN8 3.3X3.3, 0.65P		PAGE 1 OF 1			
ON Semiconductor and 🕕 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding						

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETERS.
- 2. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 4. SEATING PLANE IS DEFINED BY THE TERMINALS. 'A1' IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM	MIL	LIMETE	ERS		
	MIN	NOM	MAX		
Α	0.70	0.75	0.80		
A1	I	I	0.05		
b	0.27	0.32	0.37		
С	0.15	0.20	0.25		
D	3.20	3.30	3.40		
D1		2.27 REF	-		
D2	(	0.52 REF	-		
E	3.20	3.30	3.40		
E1	1.85	1.95	2.05		
е	0.65 BSC				
e1	1.95 BSC				
k	0.33 REF				
L	0.30	0.40	0.50		
L1	0.34 REF				
aaa	0.10				
bbb	0.10				
ccc	0.10				
ddd	0.05				
eee	0.05				

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales