# CD54HC573, CD74HC573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

CD54HC573...F PACKAGE

CD74HC573...E OR M PACKAGE

(TOP VIEW)

<u>oe</u> l

1D **∏** 2

2D **∏** 3

3D **∏** 4

4D 🛮 5

5D 🛮 6

7D **∏** 8

8D 🛮 9

GND ∏

6D Π

SCLS454A - FEBRUARY 2001 - REVISED APRIL 2003

20 VCC

19**∏** 1Q

18**∏** 2Q

17 🛮 3Q

16 🛮 4Q

15**∏** 5Q

14**∏** 6Q

13 7Q 12 8Q

11 **∏** LE

- 2-V to 6-V V<sub>CC</sub> Operation
- Wide Operating Temperature Range of -55°C to 125°C
- 3-State Outputs Directly Drive Bus Lines
- Balanced Propagation Delays and Transition Times
- Bus Driver Outputs Drive Up To 15 LS-TTL Loads
- Significant Power Reduction Compared to LS-TTL Logic ICs

# description/ordering information

The 'HC573 devices are octal transparent D-type latches designed for 2-V to 6-V V<sub>CC</sub> operation.

When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### ORDERING INFORMATION

TA	PAC	KAGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – E	Tube	CD74HC573E	CD74HC573E
–55°C to 125°C	SOIC - M	Tube	CD74HC573M	HC573M
-33 0 10 123 0	301C - W	Tape and reel	CD74HC573M96	TIC373W
	CDIP – F	Tube	CD54HC573F3A	CD54HC573F3A

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCLS454A - FEBRUARY 2001 - REVISED APRIL 2003

# FUNCTION TABLE (each latch)

	INPUTS	ОИТРИТ	
ŌE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	$Q_0$
Н	X	Χ	Z

### logic diagram (positive logic)



To Seven Other Channels

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	$-0.5\ V$ to 7 $V$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1)	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1)	±20 mA
Continuous output drain current per output, $I_O(V_O = 0 \text{ to } V_{CC})$	±35 mA
Continuous output source or sink current per output, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±25 mA
Continuous current through V <sub>CC</sub> or GND	±50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): E package	69°C/W
M package	58°C/W
Storage temperature range, T <sub>stg</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS454A - FEBRUARY 2001 - REVISED APRIL 2003

#### recommended operating conditions (see Note 3)

			T <sub>A</sub> =	25°C	T <sub>A</sub> = -		T <sub>A</sub> = -40°C TO 85°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
VCC	Supply voltage		2	6	2	6	2	6	V
		V <sub>CC</sub> = 2 V	1.5		1.5		1.5		
VIH	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15		3.15		3.15		V
		$V_{CC} = 6 V$	4.2		4.2		4.2		
		V <sub>CC</sub> = 2 V		0.5		0.5		0.5	
VIL	Low-level input voltage	V <sub>CC</sub> = 4.5 V		1.35		1.35		1.35	V
		VCC = 6 V		1.8		1.8		1.8	
٧ı	Input voltage		0	VCC	0	VCC	0	VCC	V
Vo	Output voltage		0	VCC	0	VCC	0	VCC	V
		V <sub>CC</sub> = 2 V		1000		1000		1000	
t <sub>t</sub>	Input transition (rise and fall) time	V <sub>CC</sub> = 4.5 V		500		500		500	ns
		V <sub>CC</sub> = 6 V		400		400		400	

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST	TEST CONDITIONS			T <sub>A</sub> = 25°C		-55°C 25°C	T <sub>A</sub> = -40°C TO 85°C		UNIT
			VCC	MIN	MAX	MIN	MAX	MIN	MAX	
			2 V	1.9		1.9		1.9		
		$I_{OH} = -20  \mu A$	4.5 V	4.4		4.4		4.4		
$V_{OH}$	$V_I = V_{IH}$ or $V_{IL}$		6 V	5.9		5.9		5.9		V
		$I_{OH} = -6 \text{ mA}$	4.5 V	3.98		3.7		3.84		
		$I_{OH} = -7.8 \text{ mA}$	6 V	5.48		5.2		5.34		
			2 V		0.1		0.1		0.1	
		Ι <sub>Ο</sub> L = 20 μΑ	4.5 V		0.1		0.1		0.1	
$V_{OL}$	$V_I = V_{IH} \text{ or } V_{IL}$		6 V		0.1		0.1		0.1	V
		I <sub>OL</sub> = 6 mA	4.5 V		0.26		0.4		0.33	
		I <sub>OL</sub> = 7.8 mA	6 V		0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0		6 V		±0.1		±1		±1	μΑ
loz	VO = VCC or 0		6 V		±0.5		±10		±5	μΑ
Icc	$V_I = V_{CC}$ or 0,	IO = 0	6 V		8		160		80	μΑ
C <sub>i</sub>					10		10		10	pF
Co					20		20		20	pF

# CD54HC573, CD74HC573 **OCTAL TRANSPARENT D-TYPE LATCHES** WITH 3-STATE OUTPUTS

SCLS454A - FEBRUARY 2001 - REVISED APRIL 2003

### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		Vcc		V <sub>CC</sub> T <sub>A</sub> = 25°C		T <sub>A</sub> = −55°C TO 125°C		T <sub>A</sub> = -40°C TO 85°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX		
		2 V	80		120		100			
$t_W$	Pulse duration, LE high	4.5 V	16		24		20		ns	
		6 V	14		20		17			
		2 V	50		75		65		ns	
t <sub>su</sub>	Setup time, data before LE↓	4.5 V	10		15		13			
		6 V	9		13		11			
	Hold time, data after LE↓	2 V	40		60		50		ns	
t <sub>h</sub>		4.5 V	8		12		10			
		6 V	7		10		9			

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	v <sub>cc</sub>	T <sub>A</sub> = 25°C	T <sub>A</sub> = -55°C TO 125°C	T <sub>A</sub> = -40°C TO 85°C	UNIT																																									
	(IIVI O1)	(0011 01)	CALACITANCE		MIN MAX	MIN MAX	MIN MAX																																										
				2 V	175	265	220																																										
D	D	Q	C <sub>L</sub> = 50 pF	4.5 V	35	53	44																																										
				6 V	30	45	37	no																																									
<sup>t</sup> pd				2 V	175	265	220	ns																																									
LE	Q	C <sub>L</sub> = 50 pF	4.5 V	35	53	44																																											
				6 V	30	45	37																																										
			C <sub>L</sub> = 50 pF	2 V	150	225	190																																										
t <sub>en</sub>	ŌĒ	Q		4.5 V	30	45	38	ns																																									
				6 V	26	38	33																																										
				2 V	150	225	190																																										
<sup>t</sup> dis	ŌĒ	Q	C <sub>L</sub> = 50 pF	4.5 V	30	45	38	ns																																									
				6 V	26	38	33																																										
				2 V	60	90	75																																										
t <sub>t</sub>		Q	C <sub>L</sub> = 50 pF	$C_{L} = 50  pF$	C <sub>L</sub> = 50 pF	C <sub>L</sub> = 50 pF	C <sub>L</sub> = 50 pF	C <sub>L</sub> = 50 pF	C <sub>L</sub> = 50 pF	C <sub>L</sub> = 50 pF	C <sub>L</sub> = 50 pF	C <sub>L</sub> = 50 pF	C <sub>L</sub> = 50 pF	$C_L = 50 \text{ pF}$	$C_L = 50 \text{ pF}$	C <sub>L</sub> = 50 pF	4.5 V	12	18	15	ns																												
				6 V	10	15	13																																										

# operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TYP	UNIT
Cpd	Dower dissipation capacitance	51	pF



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f = 6 \text{ ns}$ ,  $t_f = 6 \text{ ns}$ .
- D. For clock inputs, f<sub>max</sub> is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tpLz and tpHz are the same as tdis.
- G. tp71 and tp7H are the same as ten.
- H. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms







6-Feb-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CD54HC573F	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	CD54HC573F	Samples
CD54HC573F3A	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	8512801RA CD54HC573F3A	Samples
CD74HC573E	ACTIVE	PDIP	N	20	20	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC573E	Samples
CD74HC573EE4	ACTIVE	PDIP	N	20	20	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC573E	Samples
CD74HC573M	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC573M	Samples
CD74HC573M96	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC573M	Samples
CD74HC573M96G4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC573M	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



#### **PACKAGE OPTION ADDENDUM**

6-Feb-2020

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54HC573, CD74HC573:

Catalog: CD74HC573

Military: CD54HC573

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

#### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS



#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC573M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1


www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC573M96	SOIC	DW	20	2000	367.0	367.0	45.0

# 14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



#### NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated