MAXM17532

4V to 42V, 100mA, Himalaya uSLIC Step-Down Power Module

General Description

The Himalaya series of voltage regulator ICs and power modules enable cooler, smaller, and simpler power-supply solutions. The MAXM17532 is a high-efficiency, synchronous, step-down DC-DC power module with integrated controller, MOSFETs, compensation components, and inductor that operates over a wide input-voltage range. The module operates from 4V to 42V input and delivers up to 100mA output current over a programmable output voltage from 0.9V to 5.5V. The module significantly reduces design complexity, manufacturing risks and offers a true "plug and play" power supply solution, reducing the time-to-market.

The MAXM17532 employs peak-current-mode control architecture. To reduce input inrush current, the device offers a soft-start feature including the default soft-start time of 5.1ms.

The MAXM17532 is available in a low profile, compact 10-pin 2.6mm x 3mm x 1.5mm uSLIC™ package.

Applications

- Industrial Sensors and Encoders
- 4-20mA Current-Loop Powered Sensors
- LDO Replacement
- HVAC and Building Control
- Battery-Powered Equipment


uSLIC is a trademark of Maxim Integrated Products, Inc.

Benefits and Features

- Easy to use
 - Wide 4V to 42V Input
 - Adjustable 0.9V to 5.5V Output
 - ±1.75% Feedback Accuracy
 - Up to 100mA Output Current
 - · Internally Compensated
 - · All Ceramic Capacitors
- High Efficiency
 - Fixed-Frequency PWM
 - Pulse Frequency Modulation (PFM) Mode to Enhance Light-Load Efficiency
 - Shutdown Current as Low as 1.2µA (typ)
- Flexible Design
 - · Programmable Soft-Start and Prebias Startup
 - Open-Drain Power Good Output (RESET Pin)
 - Programmable EN/UVLO Threshold
- Robust Operation
 - Hiccup Overcurrent Protection
 - Overtemperature Protection
 - -40°C to +125°C Ambient OperatingTemperature / -40°C to +150°C Junction Temperature
- Rugged
 - Complies with CISPR22 (EN55022) Class B Conducted and Radiated Emissions.
 - Passes Drop, Shock, and Vibration Standards
 JESD22–B103, B104, B111

Ordering Information appears at end of data sheet.

Typical Application Circuit





MAXM17532

4V to 42V, 100mA, Himalaya uSLIC Step-Down Power Module

Absolute Maximum Ratings

IN, EN/UVLO to GND0.3V to +48V	Output Short-Circuit Duration
LX to GND0.3V to IN +0.3V	Junction Temperature (Note 1)+150°C
OUT to GND0.3V to +7V	Storage Temperature Range55°C to +125°C
RT/SYNC, SS, FB, MODE to GND0.3V to +6V	Lead Temperature (soldering, 10s)+260°C
RESET0.3V to +18V	Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

PACKAGE TYPE: 10-PIN uSLIC				
Package Code	M102A3+1			
Outline Number	21-100094			
Land Pattern Number	90-100027			
THERMAL RESISTANCE FOUR-LAYER BOARD (Note 2)				
Junction to Ambient (θ _{JA})	30.6°C/W			

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

- Note 1: Junction temperature greater than +125°C degrades operating lifetimes
- Note 2: Package thermal resistance measured on Evaluation Board, Natural convection. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

 $(V_{IN} = 24V, V_{GND} = 0V, V_{FB} = 0.85V, V_{EN/UVLO} = 1.5V, RT/SYNC = 69.8k\Omega, LX = SS = \overline{RESET}$ = unconnected, MODE = GND; T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C. All voltages are referenced to GND, unless otherwise noted) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
INPUT SUPPLY (IN)	•						
Input Voltage Range	V _{IN}		4		42	V	
Input Shutdown Current	I _{IN-SH}	V _{EN/UVLO} = 0V, T _A = +25°C	0.67	1.2	2.25	μΑ	
Input Supply Current	I _{Q-PFM}	V _{MODE} = unconnected	30	62	110		
	I _{Q-PWM}	V _{FB} = Normal switching, V _{MODE} = 0V, V _{OUT} = 3.3V	800	1100	1950	μA	
MODULE OUTPUT PIN (OUT)						
Output Line Regulation Accuracy		$V_{IN} = 4V \text{ to } 42V, V_{OUT} = 3.3V,$ $I_{LOAD} = 0$		0.1		mV/V	
Output Load Regulation Accuracy		Tested with I _{OUT} = 0A and 100mA V _{OUT} = 3.3V		0.3		mV/mA	
ENABLE/UVLO (EN/UVLO)							
	V _{ENR}	V _{EN/UVLO} rising	1.2	1.25	1.3		
EN/UVLO Threshold	V _{ENF}	V _{EN/UVLO} falling	1.1	1.15	1.2	V	
	V _{EN-TRUESD}	V _{EN/UVLO} falling, true shutdown		0.72			
EN/UVLO Leakage Current	I _{EN}	V _{EN/UVLO} = 1.3V, T _A = +25°C	-100		+100	nA	
LX							
LX Leakage Current	I _{LX-LKG}	$V_{EN} = 0V$, $T_A = +25$ °C, $V_{LX} = (V_{GND} + 1V)$ to $(V_{IN} - 1V) V_{OUT} = float$	-1		+1	μА	
SOFT-START (SS)							
Soft-Start Time	t _{ss}	No SS cap	4.4	5.1	5.8	ms	
SS Charging Current	I _{SS}	V _{SS} = 0.4V	4.7	5	5.3	μA	
FEEDBACK (FB)			_				
FB Regulation Voltage	V _{FB-REG}	MODE = OPEN	0.786	0.812	0.830	V	
To regulation voltage	FB-REG	MODE = GND	0.786 0.8		0.814	V	
FB Input Leakage Current	I _{FB}	V _{FB} = 0.81V, T _A = 25°C	-100		+120	nA	
CURRENT LIMIT			_			_	
V _{OUT} Current-Limit	I _{SOURCE-LIMIT}		100	178		mA	
V _{OUT} Current-Limit	1	MODE = OPEN		-74	-50	mA	
VOUL caneur-riniir	ISINK-LIMIT	MODE = GND		-1			
OSCILLATOR (RT/SYNC)							
		R _{RT} = 422kΩ	85	100	120		
		$R_{RT} = 191k\Omega$	200	220	250	_	
Switching Frequency	f _{SW}	R _{RT} = 130kΩ	295	322	350	kHz	
		R _{RT} = 69.8kΩ	540	600	640		
		$R_{RT} = 45.3k\Omega$	813	900	973		

Electrical Characteristics (continued)


 $(V_{IN} = 24V, V_{GND} = 0V, V_{FB} = 0.85V, V_{EN/UVLO} = 1.5V, RT/SYNC = 69.8k\Omega, LX = SS = \overline{RESET}$ = unconnected, MODE = GND; $T_A = -40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$. All voltages are referenced to GND, unless otherwise noted) (Note 3)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Switching Frequency Adjustable Range		See the Switching Frequency (RT/SYNC) section for details	100		900	kHz
SYNC Input Frequency			1.1 x f _{SW}		900	kHz
SYNC Pulse Minimum Off-Time			40			ns
SYNC Rising Threshold	V _{SYNC-H}		1	1.22	1.48	V
Hysteresis	V _{SYNC-HYS}		0.115	0.18	0.265] v
Number of SYNC Pulses to Enable Synchronization				1		Cycles
MODE						
MODE PFM Threshold	V _{MODE-PFM}		1.00	1.22	1.48	V
MODE Hysteresis	V _{MODE-HYS}			0.19		V
TIMING						
Minimum On-Time	t _{ON-MIN}		46	90	152	ns
Maximum Duty Cycle	D _{MAX}	$V_{FB} = 0.98 \times V_{FB-REG}$ $f_{SW} \le 600kHz$	90	94	98	98 %
Maximum Duty Cycle	MAX	600kHz < f _{SW} < 900kHz, V _{FB} = 0.98 x V _{FB-REG}	87	92		70
Hiccup Timeout				51		ms
RESET						
FB Threshold for RESET Rising	V_{FB-OKR}	V _{FB} rising	93	95	97	%
FB Threshold for RESET Falling	V _{FB-OKF}	V _{FB} falling	90	92	94	%
RESET Delay after FB Reaches 95% Regulation				2.08		ms
RESET Output Level Low		I _{RESET} = 1mA		0.23		V
RESET Output Leakage Current		V _{FB} = 1.01 x V _{FB-REG} , T _A = +25°C			1	μA
THERMAL SHUTDOWN						
Thermal-Shutdown Threshold		Temperature rising		160		°C
Thermal-Shutdown Hysteresis				20		°C


Note 3: All limits are 100% tested at +25°C. Limits over temperature are guaranteed by design.


Typical Operating Characteristics


 $(V_{IN}$ = 24V, $V_{EN/UVLO}$ = 1.5V, RT/SYNC = 69.8k Ω , MODE = GND, T_A = +25°C unless otherwise noted)



























Typical Operating Characteristics (continued)


 $(V_{IN} = 24V, V_{EN/UVLO} = 1.5V, RT/SYNC = 69.8k\Omega, MODE = GND, T_A = +25^{\circ}C \text{ unless otherwise noted})$



























Typical Operating Characteristics (continued)


 $(V_{IN} = 24V, V_{EN/UVLO} = 1.5V, RT/SYNC = 69.8k\Omega, MODE = GND, T_A = +25°C unless otherwise noted)$


















Typical Operating Characteristics (continued)


 $(V_{IN}$ = 24V, $V_{EN/UVLO}$ = 1.5V, RT/SYNC = 69.8k Ω , MODE = GND, T_A = +25°C unless otherwise noted)
















Pin Configuration



Pin Description

PIN NAME	PIN#	FUNCTION
LX	1	Switching Node. LX is high impedance when the device is in shutdown. Do not connect any external components to this pin.
GND	2	Ground. Connect GND to the power ground plane. Connect all the circuit ground connections together at a single point. See the <u>PCB Layout Guidelines</u> section.
MODE	3	PFM/PWM Mode Selection Input. Connect MODE to GND to enable the fixed-frequency PWM. Leave MODE unconnected for light-load PFM operation.
RESET	4	Open-Drain Reset Output. Pull up RESET to an external power supply less than or equal to 16V with an external resistor. RESET pulls low if FB drops below 92% of its set value. RESET goes high 2ms after FB rises above 95% of its set value.
OUT	5	Module output pin. Connect a capacitor from OUT to GND. See the <u>PCB Layout Guidelines</u> section for more connection details.
FB	6	Output Feedback Connection. Connect FB to a resistor-divider between OUT and GND to set the output voltage.
SS	7	Soft-Start Capacitor Input. Connect a capacitor from SS to GND to set the soft-start time. Leave SS unconnected for default 5.1ms internal soft-start.
RT/SYNC	8	Oscillator Timing Resistor Input. Connect a resistor from RT/SYNC to GND to program the switching frequency from 100kHz to 900kHz. See the <u>Switching Frequency (RT/SYNC)</u> section for details. An external pulse can be applied to RT/SYNC through a coupling capacitor to synchronize the internal clock to the external pulse frequency.
EN/UVLO	9	Active-High, Enable/Undervoltage-Detection Input. Pull EN/UVLO to GND to disable the module output. Connect EN/UVLO to IN for always-on operation. Connect a resistor-divider between IN, EN/UVLO, and GND to program the input voltage at which the module is enabled and turns on.
IN	10	Power Module Input. Connect a ceramic capacitor from IN to GND for bypassing. Place the capacitor close to the IN and PGND pins. See <u>Table 1</u> for more details.

Functional Diagram



Detailed Description

The MAXM17532 high-voltage, synchronous step-down power module with integrated MOSFETs and inductor, operates over a 4V to 42V input voltage range. The module can deliver output current up to 100mA at output voltages of 0.9V to 5.5V. The feedback voltage is accurate to within ±1.75% over -40°C to +125°C.

The device uses an internally-compensated, peak current mode control architecture. On the rising edge of the internal clock, the high-side pMOSFET turns on. An internal error amplifier compares the feedback voltage to a fixed internal reference voltage and generates an error

voltage. The error voltage is compared to a sum of the current-sense voltage and a slope-compensation voltage by a PWM comparator to set the "on-time." During the on-time of the pMOSFET, the inductor current ramps up. For the remainder of the switching period (off-time), the pMOSFET is kept off and the low-side nMOSFET turns on. During the off-time, the inductor releases the stored energy as the inductor current ramps down, providing current to the output. Under overload conditions, the cycle-by-cycle current- limit feature limits inductor peak current by turning off the high-side pMOSFET and turning on the low-side nMOSFET.

Mode Selection (MODE)

The device features a MODE pin for selecting either forced-PWM or PFM mode of operation. If the MODE pin is left unconnected, the device operates in PFM mode at light loads. If the MODE pin is grounded, the device operates in a constant-frequency forced-PWM mode at all loads. The mode of operation cannot be changed on-the fly during normal operation of the device.

In PWM mode, the inductor current is allowed to go negative. PWM operation is useful in frequency-sensitive applications and provides fixed switching frequency at all loads. However, the PWM mode of operation gives lower efficiency at light loads compared to PFM mode of operation.

PFM mode disables negative inductor current and additionally skips pulses at light loads for high efficiency. In PFM mode, the inductor current is forced to a fixed peak of 72mA (typ) (IPFM) every clock cycle until the output rises to 102% (typ) of the nominal voltage. Once the output reaches 102% (typ) of the nominal voltage, both high-side and low-side FETs are turned off and the device enters hibernation mode until the load discharges the output to 101% (typ) of the nominal voltage. Most of the internal blocks are turned off in hibernation mode to save quiescent current. Once the output falls below 101% (typ) of the nominal voltage, the device comes out of hibernation mode, turns on all internal blocks, and again commences the process of delivering pulses of energy to the output until it reaches 102% (typ) of the nominal output voltage. The device naturally exits PFM mode when the inductor peak current increases to a magnitude approximately equal to IPFM.

Enable Input (EN/UVLO) and Soft-Start (SS)

When EN/UVLO voltage increases above 1.25V (typ), the device initiates a soft-start sequence and the duration of the soft-start depends on the status of the SS pin voltage at the time of power-up. If the SS pin is not connected, the device uses a fixed 5.1ms (typ) internal soft-start to ramp up the internal error-amplifier reference. If a capacitor is connected from SS to GND, a 5µA current source charges the capacitor and ramps up the SS pin voltage. The SS pin voltage is used as a reference for the internal error amplifier. Such a reference ramp up allows the output voltage to increase monotonically from zero to the final set value independent of the load current.

EN/UVLO can be used as an input voltage UVLO adjustment input. An external voltage-divider between IN and EN/UVLO to GND adjusts the input voltage at which the device turns on or off. See the Setting the Input

<u>Undervoltage-Lockout Level</u> section for details. If input UVLO programming is not desired, connect EN/UVLO to IN (see the <u>Electrical Characteristics</u> table for EN/UVLO rising and falling-threshold voltages). Driving EN/UVLO low disables both power MOSFETs, as well as other internal circuitry, and reduces IN quiescent current to below 1.2μA. The SS capacitor is discharged with an internal pulldown resistor when EN/UVLO is low. If the EN/UVLO pin is driven from an external signal source, a series resistance of minimum $1k\Omega$ is recommended to be placed between the signal source output and the EN/UVLO pin, to reduce voltage ringing on the line.

Switching Frequency (RT/SYNC)

Switching frequency of the device can be programmed from 100kHz to 900kHz by using a resistor connected from RT/SYNC to GND. The switching frequency (f_{SW}) is related to the resistor connected at the RT/SYNC pin (R_T) by the following equation, where R_T is in k Ω and f_{SW} is in kHz:

$$R_{T} = \frac{42000}{f_{SW}}$$




Figure 1. Synchronization to an External Clock

The switching frequency in ranges of 130kHz to 160kHz and 230kHz to 280kHz are not allowed for user programming to ensure proper configuration of the internal adaptive-loop compensation scheme.

External Synchronization

The RT/SYNC pin can be used to synchronize the device's internal oscillator to an external system clock. The external clock should be coupled to the RT/SYNC

pin through a 47pF capacitor, as shown in Figure 1. The external clock logic high level should be higher than 3V, logic low level lower than 0.5V and the duty cycle of the external clock should be in the range of 10% to 70%. The RT resistor should be selected to set the switching frequency 10% lower than the external clock frequency. The external clock should be applied at least 500µs after enabling the device for proper configuration of the internal loop compensation.

Reset Output (RESET)

The device includes an open-drain RESET output to monitor output voltage. RESET should be pulled up with an external resistor to the desired external power supply less than or equal to 16V. RESET goes high impedance 2ms after the output rises above 95% of its nominal set value and pulls low when the output voltage falls below 92% of the set nominal output voltage. RESET asserts low during the hiccup timeout period.

Startup Into a Pre-biased Output

The device supports monotonic startup into a pre-biased output. When the module starts into a pre-biased output, both the high-side and low-side switches are turned off so that the module does not sink current from the output. High-side and low-side switches do not start switching until the PWM comparator commands the first PWM pulse, at which point switching commences. The output voltage is then smoothly ramped up to the target value in alignment with the internal reference. Such a feature is useful in applications where digital integrated circuits with multiple rails are powered.

Operating Input-Voltage Range

The maximum operating input voltage is determined by the minimum controllable on-time, while the minimum operating input voltage is determined by the maximum duty cycle and circuit voltage drops. The minimum and maximum operating input voltages for a given output voltage should be calculated as follows:

$$\begin{split} &V_{IN(MIN)} = \frac{V_{OUT} + (I_{OUT} \times 8.6)}{D_{MAX}} + (I_{OUT} \times 2.5) \\ &\text{for duty cycle, } D > 0.3 \colon V_{IN(MIN)} > 4.8 \times V_{OUT} - \left(\frac{f_{SW}}{42000}\right) \\ &V_{IN(MAX)} = \frac{V_{OUT}}{t_{ON(MIN)} \times f_{SW}} \end{split}$$

where,

V_{OUT} = Steady-state output voltage

IOUT = Maximum load current

f_{SW} = Switching frequency (max)

D_{MAX} = Maximum duty cycle

 $t_{ON(MIN)}$ = Worst case minimum controllable switch ontime (152ns).

Overcurrent Protection (OCP), Hiccup Mode

The device implements a HICCUP-type overload protection scheme to protect the inductor and internal FETs under output short-circuit conditions. When the overcurrent event occurs, the part enters hiccup mode. In this mode, the part is initially operated with hysteretic cycle-by-cycle peak-current limit that continues for a time period equal to twice the soft-start time. The part is then turned off for a fixed 51ms hiccup timeout period. This sequence of hysteretic inductor current waveforms, followed by a hiccup timeout period, continues until the short/overload on the output is removed. Since the inductor current is bound between two limits, inductor current runway never happens.

Thermal Shutdown

Thermal shutdown limits the total power dissipation in the module. When the junction temperature exceeds +160°C, an on-chip thermal sensor shuts down the device, turns off the internal power MOSFETs, allowing the device to cool down. The device turns on after the junction temperature cools by approximately 20°C.

Application Information

FREQUENCY RANGE (kHZ)	MINIMUM OUTPUT CA- PACITANCE (μF)
100 to 130	
160 to 230	25 V _{OUT}
280 to 900	T7 V _{OUT}

Input Capacitor Selection

Small ceramic input capacitors are recommended. The input capacitor reduces peak current drawn from the

power source and reduces noise and voltage ripple on the input caused by the switching circuitry. It is recommended to select the input capacitor of the module to keep the input-voltage ripple under 2% of the minimum input voltage, and to meet the maximum ripple-current requirements.

Output Capacitor Selection

Small ceramic X7R-grade output capacitors are recommended for the device. The output capacitor has two functions. It stores sufficient energy to support the output voltage under load transient conditions and stabilizes the device's internal control loop. Usually the output capacitor is sized to support a step load of 50% of the maximum output current in the application, such that the output voltage deviation is less than 3%. Calculate the minimum required output capacitance from the recommended output capacitance table.

It should be noted that dielectric materials used in ceramic capacitors exhibit capacitance loss due to DC bias levels and should be appropriately de-rated to ensure the required output capacitance is obtained in the application.

Soft-Start Capacitor Selection

The device offers a 5.1ms internal soft-start when the SS pin is left unconnected. When adjustable soft-start time is required, connect a capacitor from SS to GND to program the soft-start time. The minimum soft-start time is related to the output capacitance (C_{OUT}) and the output voltage (V_{OUT}) by the following equation:

where t_{SS} is in milliseconds and C_{OUT} is in μF .

Soft-start time (t_{SS}) is related to the capacitor connected at SS (C_{SS}) by the following equation:

$$C_{SS} = 6.25 \text{ x t}_{SS}$$

where t_{SS} is in milliseconds and C_{SS} is in nF.

Setting the Input Undervoltage-Lockout Level

The device offers an adjustable input undervoltage-lock-out level. Set the voltage at which the device turns on with a resistive voltage-divider connected from IN to GND (see Figure 2). Connect the center node of the divider to EN/UVLO. Choose R1 to be $3.3M\Omega$ max and then calculate R2 as follows:

$$R2 = \frac{1.25 \times R_1}{V_{INIJ} - 1.25}$$

where $V_{\mbox{\footnotesize{INU}}}$ is the voltage at which the device is required to turn on.




Figure 2. Adjustable EN/UVLO Network




Figure 3 Circuit for Setting the Output Voltage.

Adjusting the Output Voltage

The output voltage can be programmed from 0.9V to 5.5V. Different output voltage needs to use different switching frequency (see <u>Table 1</u>). Set the output voltage by connecting a resistor-divider from output to FB to GND (see <u>Figure 3</u>). Choose R5 in the range of $25k\Omega$ to $100k\Omega$ and calculate R4 with the following equation:

$$R4 = R5 \times \left(\frac{V_{OUT}}{0.8} - 1\right)$$

V _{OUT} (V)	V _{IN} (V)	C _{IN}	f _{SW} (kHz)	R3 (kΩ)	R4 (kΩ)	R5 (kΩ)	COUT
0.9	4 to 26	2 x 1µF 1206 50V X7R	220	191	6.19	49.9	2 x 10µF 0805 6.3V X7R
1.2	4 to 35	2 x 2.2µF 1206 50V X7R	220	191	24.9	49.9	2 x 10µF 0805 6.3V X7R
1.5	4 to 32	2 x 2.2µF 1206 50V X7R	322	130	43.2	49.9	1 x 10µF 0805 6.3V X7R
1.8	4 to 39	2 x 2.2µF 1206 50V X7R	322	130	61.9	49.9	1 x 10µF 0805 6.3V X7R
2.5	4 to 41	2 x 2.2µF 0805 50V X7R	400	105	107	49.9	1 x 10µF 0805 6.3V X7R
3.3	6.5 to 42	1 x 1µF 0603 50V X7R	400	105	158	49.9	1 x 10µF 0805 6.3V X7R
3.3	6 to 36	1 x 2.2µF 1206 50V X7R	600	69.8	158	49.9	1 x 10µF 0805 6.3V X7R
5	10 to 42	1 x 2.2µF 0805 50V X7R	600	69.8	261	49.9	1 x 10µF 0805 6.3V X7R
5.5	10 to 42	1 x 2.2uF 0805 50V X7R	700	60	294	49.9	1 x 10µF 0805 6.3V X7R

Table 1. Component Selection Table

Transient Protection

In applications where fast line transients or oscillations with a slew rate in excess of 15V/µs are expected during power-up or steady-state operation, the MAXM17532 should be protected with a series resistor that forms a low pass filter with the input ceramic capacitor (Figure 4). These transients can occur in conditions such as hot-plugging from a low-impedance source or due to inductive load switching and surges on the supply lines.

Power Dissipation

Ensure that the junction temperature of the devices do not exceed 125°C under the operating conditions specified for the power supply. At a particular operating condition, the power losses that lead to temperature rise of the device are estimated as follows:

$$P_{LOSS} = P_{OUT}(\frac{1}{\eta} - 1)$$

$$P_{OUT} = V_{OUT} \times I_{OUT}$$

where P_{OUT} is the output power, η is the efficiency of power conversion. See the <u>Typical Operating</u> <u>Characteristics</u> for the power-conversion efficiency or




Figure 4. Circuit for Transient Protection

measure the efficiency to determine the total power dissipation. The junction temperature (T_J) of the device can be estimated at any ambient temperature (T_A) from the following equation:

$$T_J = T_A + \theta_{JA} \times P_{LOSS}$$

where $\theta_{\mbox{\scriptsize JA}}$ is the junction-to-ambient thermal impedance of the package.

4V to 42V, 100mA, Himalaya uSLIC Step-Down Power Module

PCB Layout Guidelines

Careful PCB layout (<u>Figure 5</u>) is critical to achieve clean and stable operation. The switching power stage requires particular attention. Follow these guidelines for a good PCB layout:

 Place the input ceramic capacitor as close as possible to IN and GND pins

- Ensure that all feedback connections are short and direct
- Route high-speed switching node (LX) away from the signal pins

For a sample PCB layout that ensures the first-pass success, refer to the MAXM17532 evaluation kit data sheet.




Figure 5. Layout Guidelines

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAXM17532AMB+	-40°C to +125°C	10-pin uSLIC
MAXM17532AMB+T	-40°C to +125°C	10-pin uSLIC

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

Chip Information

PROCESS: BICMOS

T = Tape and reel.

4V to 42V, 100mA, Himalaya uSLIC Step-Down Power Module

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	5/17	Initial release	_
1	9/17	Updated all figures, and changed package type to uSLIC. Updated Benefits and Features, Absolute Maximum Ratings, Detailed Description, Enable Input (EN/UVLO) and Soft-Start (SS), Operating Input-Voltage Range, Overcurrent Protection (OCP), Hiccup Mode, and Input Capacitor Selection sections. Updated Electrical Characteristics global characteristics, Pin Description table (pin 1 and pin 5), Table 1, Ordering Information, and Package Information table. Updated TOC01-TOC04 and TOC19, and added TOC22-TOC23.	1–16
1.1		Added trademark information for uSLIC	1–2, 15
2	2/18	Updated the General Description, Applications, Benefits and Features, Absolute Maximum Ratings sections, and Package Information and Ordering Information table.	1–2, 15
2.1		Corrected typos	1
3	3/18	Updated the General Description and Benefits and Features sections.	1
4	4/18	Updated Benefits and Features, Electrical Characteristics table, Pin Description table, and TOC01–TOC04. Replaced Typical Application Circuit, Pin Configuration, Functional Diagram, and Figure 5. Added Mode Selection section, new TOC05–TOC08, TOC16 and TOC24–TOC25, and renumbered existing TOCs.	1, 3–10, 14
5	5/18	Updated the Electrical Characteristics table.	4
6	12/19	Updated the Absolute Maximum Ratings, Pin Description, and Reset Output (RESET) sections	2, 9, 12
7	11/30	Updated Table 1, and the Output Capacitor Selection and PCB Layout Guidelines sections	13–15

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.