Click here to ask about the production status of specific part numbers.

#### **MAX40100**

# Precision, Low-Power and Low-Noise Op Amp with RRIO

#### **General Description**

The MAX40100 is a low-power, zero-drift operational amplifier available in a space-saving, 6-bump, wafer-level package (WLP).

Designed for use in portable consumer, medical, and industrial applications, the MAX40100 features rail-to-rail CMOS inputs and outputs, a 1.5MHz GBW at just 66 $\mu$ A supply current, and 10 $\mu$ V (max) "zero-drift" input voltage offset over time and temperature.

The zero-drift feature of the MAX40100 reduces the high 1/f noise typically found in CMOS input operational amplifiers, making it useful for a wide variety of low-frequency measurement applications.

The MAX40100 is available in a space-saving, 1.1 x 0.76mm, 6-bump WLP with 0.35mm bump pitch.

The MAX40100 is specified over the -40°C to +125°C extended automotive operating temperature range.

#### **Applications**

- Cell Phones
- Sensor Interfaces
- Loop-Powered Systems
- Portable Medical Devices
- Battery-Powered Devices

### **Typical Application Circuit**

#### **Benefits and Features**

- Low 66µA Quiescent Current
- Low Input Noise:
  - 42nV/√Hz at 1kHz
  - 0.42µV<sub>P-P</sub> from 0.1Hz to 10Hz
- Rail-to-Rail Inputs and Outputs (RRIO)
- 1.5MHz GBW
- Ultra-Low 10pA Input Bias Current
- Single 1.6V to 5.5V Supply Voltage Range
- Unity Gain Stable
- Power-Saving Shutdown Mode
- Tiny, 1.1mm x 0.76mm, 6-bump WLP

Ordering Information appears at end of data sheet.





# Precision, Low-Power and Low-Noise Op Amp with RRIO

#### **Absolute Maximum Ratings**

| IN+, IN-, Supply Voltage, SHDN     | (V <sub>DD</sub> to GND)0.3'     | V to +6V  |
|------------------------------------|----------------------------------|-----------|
| OUT                                | (GND - 0.3V) to (V <sub>DD</sub> | ) + 0.3V) |
| Short-Circuit Duration to Either S | supply Rail,                     |           |
| OUT, OUTA, OUTB                    |                                  | 10s       |
| Continuous Input Current (Any P    | ins)                             | ±20mA     |
| Continuous Power Dissipation (T    | <sub>A</sub> = +70°C)            |           |
| 6-Bump WLP (Derate 10.19mW/        | °C above +70°C)                  | .816mW    |

| Package Thermal Characteristics (multilayer bo         | oard)          |
|--|----------------|
| Junction-to-Ambient Thermal Resistance (θ <sub>J</sub> | A) 98.06°C/W   |
| Operating Temperature Range                            | 40°C to +125°C |
| Junction Temperature                                   | +150°C         |
| Storage Temperature Range                              | 65°C to +150°C |
| Lead Temperature (soldering 10s)                       | +300°C         |

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial.</u>

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Package Information**

#### 6 WLP

| Package Code        | N60D1+1                        |
|---------------------|--------------------------------|
| Outline Number      | <u>21-100086</u>               |
| Land Pattern Number | Refer to Application Note 1891 |

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/</u> <u>thermal-tutorial</u>.

# Precision, Low-Power and Low-Noise Op Amp with RRIO

#### Package Outline Drawing



#### **Electrical Characteristics**

 $(V_{DD} = +3.3V, \text{GND} = 0, \text{A}_V = 1V/V, \text{V}_{OUT} = \text{V}_{DD}/2, \text{C}_L = 20\text{pF}, \text{R}_L = 100\text{k}\Omega \text{ to } \text{V}_{DD}/2, \text{V}_{\overline{SHDN}} = \text{V}_{DD}, \text{T}_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C} \text{ unless}$  otherwise noted. Typical values are at +25°C) (*Note 2*)

| PARAMETER                       | SYMBOL           | CONDITIONS  |                                    | MIN                                | TYP    | MAX                      | UNITS                     |
|---------------------------------|------------------|---|------------------------------------|------------------------------------|--------|--------------------------|---------------------------|
| POWER SUPPLY                    |                  |   |                                    |                                    |        |                          |                           |
|                                 |                  | Guaranteed by PSRR, $0^{\circ}C \le T_A \le +70^{\circ}C$                                     |                                    | 1.6                                |        | 5.5                      |                           |
| Supply Voltage Range            | V <sub>DD</sub>  | Guaranteed by PSRR, -40°C ≤ T <sub>A</sub> ≤ +125°C   |                                    | 1.8                                |        | 5.5                      |                           |
| Quiescent Supply                |                  | T <sub>A</sub> = +25°C  |                                    |                                    | 66     | 92                       | μA                        |
| Current                         | IDD              | $-40^{\circ}C \le T_A \le +125^{\circ}C$  | C                                  |                                    |        | 124                      |                           |
|                                 |                  |   | T <sub>A</sub> = +25°C             | 116                                | 135    |                          |                           |
| Power-Supply Rejection<br>Ratio | PSRR             | V <sub>DD</sub> = 1.8V to 5.5V  | -40°C ≤ T <sub>A</sub> ≤<br>+125°C | 107                                |        |                          | dB                        |
|                                 |                  | $0^{\circ}C \le T_A \le +70^{\circ}C, \$  | / <sub>DD</sub> = 1.6V to 5.5V     | 107                                |        |                          |                           |
| Power-Up Time                   | t <sub>ON</sub>  | V <sub>DD</sub> = 0 to 3V step,   | $A_V = 1V/V$                       |                                    | 20     |                          | μs                        |
| Shutdown Supply<br>Current      | ISHDN            |   |                                    |                                    |        | 300                      | nA                        |
| Turn-On Time from<br>Shutdown   | tosd             | V <sub>DD</sub> = 3.3V, V <del>SHDN</del> = 0 to 3.3V step in < 1µs                           |                                    |                                    | 50     |                          | μs                        |
| DC SPECIFICATIONS               |                  |   |                                    |                                    |        |                          |                           |
| Input Offert Veltage            | V <sub>OS</sub>  | T <sub>A</sub> = +25°C  |                                    |                                    | 0.8    | 10                       | μV                        |
| input Onset voltage             |                  | $-40^{\circ}C \le T_A \le +125^{\circ}C$  |                                    |                                    |        | 25                       |                           |
| Input Offset Voltage Drift      | $\Delta V_{OS}$  |   |                                    |                                    | 5      |                          | nV/°C                     |
| lanut Dias Ourrent (Mate        |                  | T <sub>A</sub> = +25°C  |                                    |                                    | ±0.031 | ±0.160                   |                           |
| 3)                              | Ι <sub>Β</sub>   | $-40^{\circ}C \le T_A \le +85^{\circ}C$   |                                    |                                    |        | ±4.6                     | nA                        |
|                                 |                  | $-40^{\circ}C \le T_{A} \le +125^{\circ}C$  |                                    |                                    |        | ±28                      |                           |
| Input Offset Current            | I <sub>OS</sub>  |   |                                    |                                    | ±0.005 |                          | nA                        |
| Input Common-Mode<br>Range      | V <sub>CM</sub>  | Guaranteed by   | T <sub>A</sub> = +25°C             | -0.1                               |        | V <sub>DD</sub> +<br>0.1 |                           |
|                                 |                  | nge VCM   | CMRR test                          | -40°C ≤ T <sub>A</sub> ≤<br>+125°C | -0.1   |                          | V <sub>DD</sub> +<br>0.05 |
| Common Modo                     |                  | $-0.1 \le V_{CM} \le V_{DD} +$  | 0.1, T <sub>A</sub> = +25°C        | 122                                | 135    |                          |                           |
| Rejection Ratio                 | CMRR             | $-0.1 \le V_{CM} \le V_{DD} + 0.05,$<br>$-40^{\circ}C \le T_A \le +125^{\circ}C$              |                                    | 116                                |        |                          | dB                        |
| Open-Loop Gain                  | AV <sub>OL</sub> | $20mV \le V_{OUT} \le V_{DD} - 20mV,$<br>R <sub>L</sub> = 100k $\Omega$ to V <sub>DD</sub> /2 |                                    | 120                                | 138    |                          |                           |
|                                 |                  | $150mV \le V_{OUT} \le V_{DD} - 150mV,$<br>R <sub>L</sub> = 5k $\Omega$ to V <sub>DD</sub> /2 |                                    | 123                                | 160    |                          |                           |
| Input Desistance                | Р                | Differential  |                                    |                                    | 50     |                          | MO                        |
| input Resistance                | RIN RIN          | Common-mode   |                                    |                                    | 200    |                          |                           |

# Precision, Low-Power and Low-Noise Op Amp with RRIO

#### **Electrical Characteristics (continued)**

 $(V_{DD} = +3.3V, \text{ GND} = 0, \text{ A}_V = 1V/V, \text{ V}_{OUT} = \text{ V}_{DD}/2, \text{ C}_L = 20\text{pF}, \text{ R}_L = 100\text{k}\Omega \text{ to } \text{ V}_{DD}/2, \text{ V}_{\overline{SHDN}} = \text{ V}_{DD}, \text{ T}_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C} \text{ unless otherwise noted.}$  Typical values are at +25°C) (*Note 2*)

| PARAMETER                         | SYMBOL                           | CON                                | NDITIONS                               | MIN | TYP  | MAX | UNITS             |
|-----------------------------------|----------------------------------|------------------------------------|--|-----|------|-----|-------------------|
|                                   | V <sub>OH</sub>                  | V <sub>DD</sub> - V <sub>OUT</sub> | $R_L = 100 k\Omega$ to $V_{DD}/2$      |     |      | 12  | - mV              |
|                                   |                                  |                                    | $R_L = 50kΩ$ to $V_{DD}/2$             |     |      | 22  |                   |
| Output Voltage Swing              |                                  |                                    | $R_L = 600\Omega$ to $V_{DD}/2$        |     | 50   |     |                   |
| Output Voltage Swillig            |                                  | Vout                               | $R_L$ = 100kΩ to<br>V <sub>DD</sub> /2 |     |      | 11  |                   |
|                                   | V <sub>OL</sub>                  |                                    | $R_L = 50kΩ$ to<br>V <sub>DD</sub> /2  |     |      | 18  |                   |
|                                   |                                  |                                    | $R_L = 600\Omega$ to $V_{DD}/2$        |     | 50   |     |                   |
| Short-Circuit Current             | I <sub>SC</sub>                  |                                    |  |     | 50   |     | mA                |
| AC SPECIFICATIONS                 |                                  |                                    |  |     |      |     | •                 |
| Gain-Bandwidth Product            | GBWP                             |                                    |  |     | 1.5  |     | MHz               |
| Slew Rate                         | SR                               | $0 \le V_{OUT} \le 2V$             |  |     | 0.7  |     | V/µs              |
| Input Voltage Noise<br>Density    | En                               | f <sub>SW</sub> = 1kHz             |  |     | 42   |     | nV/√Hz            |
| Input Voltage Noise               |                                  | 0.1Hz ≤ f <sub>SW</sub> ≤ 10H      | Ηz                                     |     | 0.42 |     | μV <sub>P-P</sub> |
| Input Current Noise<br>Density    |                                  | f <sub>SW</sub> = 1kHz             |  |     | 100  |     | fA/√Hz            |
| Phase Margin                      |                                  | C <sub>L</sub> = 20pF              |  |     | 60   |     | 0                 |
| Capacitive Loading                | CL                               | No sustained osci                  | llation, AV = 1V/V                     |     | 400  |     | pF                |
| LOGIC INPUT                       |                                  |                                    |  |     |      |     |                   |
| Shutdown Input Low                | VIL                              |                                    |  |     |      | 0.5 | V                 |
| Shutdown Input High               | VIH                              |                                    |  | 1.3 |      |     | V                 |
| Shutdown Input<br>Leakage Current | I <sub>IL</sub> /I <sub>IH</sub> |                                    |  |     |      | 100 | nA                |

**Note 2:** Specifications are 100% tested at  $T_A = +25^{\circ}C$  (exceptions noted). All temperature limits are guaranteed by design. **Note 3:** Guaranteed by design.

# Precision, Low-Power and Low-Noise Op Amp with RRIO

#### **Typical Operating Characteristics**

 $(V_{DD} = +3.3V, GND = 0, A_V = 1V/V, V_{OUT} = V_{DD}/2, C_L = 20pF, R_L = 100k\Omega$  to  $V_{DD}/2, V_{SHDN} = V_{DD}, T_A = -40^{\circ}C$  to +125°C unless otherwise noted. Typical values are at +25°C)

INPUT OFFSET VOLTAGE DRIFT HISTOGRAM



















### **Typical Operating Characteristics (continued)**

 $(V_{DD} = +3.3V, \text{ GND} = 0, \text{ A}_V = 1V/V, \text{ V}_{OUT} = \text{ V}_{DD}/2, \text{ C}_L = 20\text{pF}, \text{ R}_L = 100\text{k}\Omega \text{ to } \text{ V}_{DD}/2, \text{ V}_{\overline{SHDN}} = \text{ V}_{DD}, \text{ T}_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C} \text{ unless otherwise noted. Typical values are at } +25^{\circ}\text{C})$ 



# **Typical Operating Characteristics (continued)**

 $(V_{DD} = +3.3V, \text{GND} = 0, \text{A}_V = 1V/V, V_{OUT} = V_{DD}/2, \text{C}_L = 20\text{pF}, \text{R}_L = 100\text{k}\Omega \text{ to } V_{DD}/2, \text{V}_{SHDN} = V_{DD}, \text{T}_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C} \text{ unless otherwise noted.}$  Typical values are at +25°C)



## **Bump Descriptions (continued)**

| PIN | NAME | FUNCTION       |
|-----|------|----------------|
| B1  | IN+  | Positive Input |
| B2  | IN-  | Negative Input |
| B3  | OUT  | Output         |

#### **Detailed Description**

The MAX40100 is a precision, low-power op-amps ideal for signal processing applications. This device use an innovative auto-zero technique that allows precision and low-noise with a minimum amount of power. The low input offset voltage, CMOS inputs, and the absence of 1/f noise allows for optimization of active-filter designs.

The MAX40100 achieves rail-to-rail performance at the input through the use of a low-noise charge pump. This ensures a glitch-free, common-mode input voltage range extending from the negative supply rail up to the positive supply rail, eliminating cross over distortion common to traditional N-channel/P-channel CMOS pair inputs, reducing harmonic distortion at the output.

The device features a shutdown mode that greatly reduces quiescent current while the device is not operational.

#### Auto-Zero

The MAX40100 features an auto-zero circuit that allows the device to achieve less than  $10\mu V$  of input offset voltage and eliminates the 1/f noise.

#### Internal Charge Pump

An internal charge pump provides an internal supply typically 1V beyond the upper rail. This internal rail allows the MAX40100 to achieve true rail-to-rail inputs and outputs, while providing excellent common-mode rejection, power-supply rejection ratios, and gain linearity.

The charge pump requires no external components, and in most applications is entirely transparent to the user. The operating frequency is well beyond the unity-gain frequency of the amplifier, avoiding aliasing or other signal integrity issues in sensitive applications.

#### Shutdown Operation

The device features an active-low shutdown mode that lowers the quiescent current to less than 1µA. In shutdown mode the inputs and output are high impedance. This allows multiple devices to be multiplexed onto a single line without the use of external buffers. Pull SHDN high for normal operation.

The shutdown high ( $V_{IH}$ ) and low ( $V_{IL}$ ) threshold voltages are designed for ease of integration with digital controls like microcontroller outputs. These thresholds are independent of supply, eliminating the need for external pulldown circuitry.

### **Applications Information**

The MAX40100 is a low-power, low-noise, precision operational amplifier designed for applications in the portable medical (such as ECG and Pulse Oximetry), portable consumer, and industrial markets.

The MAX40100 is also ideal for loop-powered systems that interface with pressure sensors or strain-gauges.

#### **Capacitive Load Stability**

Driving large capacitive loads can cause instability in many op amps. MAX40100 is stable with capacitive loads up to 400pF. Stability with higher capacitive loads can be improved by adding an isolation resistor in series with the op-amp output. This resistor improves the circuit's phase margin by isolating the load capacitor from the amplifier's output. The graph in the <u>Typical Operating Characteristics</u> gives the stable operation region for capacitive load versus isolation resistors.

#### **Power Supplies and Layout**

The MAX40100 operate either with a single supply from +1.6V to +5.5V with respect to ground or with dual supplies from  $\pm 0.8V$  to  $\pm 2.75V$ . When used with dual supplies, bypass both supplies with their own  $0.1\mu$ F capacitor to ground. When used with a single supply, bypass V<sub>DD</sub> with a  $0.1\mu$ F capacitor to ground.

Careful layout technique helps optimize performance by decreasing the amount of stray capacitance at the op amp's inputs and outputs. To decrease stray capacitance, minimize trace lengths by placing external components close to the op amp's pins.

#### **Typical Application Circuit**



#### **Ordering Information**

| PART         | TEMP RANGE      | PIN-PACKAGE |
|--------------|-----------------|-------------|
| MAX40100ANT+ | -40°C to +125°C | 6 WLP       |

+Denotes lead(Pb)-free/RoHS compliant package.

# Precision, Low-Power and Low-Noise Op Amp with RRIO

#### **Revision History**

| REVISION<br>NUMBER | REVISION<br>DATE | DESCRIPTION  | PAGES<br>CHANGED |
|--------------------|------------------|--|------------------|
| 0                  | 5/16             | Initial release  | —                |
| 1                  | 6/17             | Updated units in Electrical Characteristics table            | 2, 3             |
| 2                  | 3/18             | Updated Absolute Maximum Ratings sections                    | 2                |
| 3                  | 3/20             | Updated TOC02  | 4                |
| 4                  | 1/21             | Updated Benefits and Features, added Package Outline Drawing | 1, 3             |
| 5                  | 2/21             | Added Typical Application Circuit                            | 1                |

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.