

#### <span id="page-0-0"></span>**FEATURES**

**Digital triple-axis accelerometer, ±19 g Programmable event recorder Internal and external trigger inputs Automatic event data storage in nonvolatile flash Low power operation Sleep mode current: 100 µA Continuous sampling current: 1 mA, 1 kSPS Wake-up and record function External trigger input and SPI trigger command Peak acceleration sample-and-hold Peak XYZ sum-of-squares output 1600 Hz (X, Y) and 550 Hz (Z) sensor bandwidth Digitally controlled sample rate, up to 4096 SPS Programmable alarms for condition monitoring Programmable digital input/output lines Data-ready output and alarm indicator output Real-time clock Digitally activated self-test Embedded temperature sensor Programmable power management**

**SPI-compatible serial interface Auxiliary 10-bit ADC input Two analog trigger inputs with programmable threshold Single-supply operation: 2.4 V to 3.6 V >4000 g powered shock survivability**

#### <span id="page-0-1"></span>**APPLICATIONS**

**Crash or impact detection Condition monitoring of valuable goods Safety, shut-off sensing Impact event recording Security sensing and tamper detection**

#### <span id="page-0-3"></span>**GENERAL DESCRIPTION**

The [ADIS16240](http://www.analog.com/ADIS16240) is a fully integrated digital shock detection and recorder system. It combines industry-leading iMEMS® technology with a signal processing solution that optimizes dynamic performance for low power applications. The triple-axis sensing element enables shock measurement in all directions, eliminating the need for additional sensors and complex mechanical structures for many applications. The digital serial peripheral interface (SPI) uses four wires and is compatible with most processor platforms. The SPI interface provides access to sensor data and a set of configuration registers that control such operational parameters as offset bias correction, sample rate, sleep mode, peak detection, and event capture.

**Rev. C [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADIS16240.pdf&product=ADIS16240&rev=C)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

# Low Power, Programmable Impact Sensor and Recorder

# Data Sheet **[ADIS16240](http://www.analog.com/ADIS16240)**

<span id="page-0-2"></span>

The programmable event recorder offers two trigger modes. The internal mode monitors continuous sampled data and triggers the capture, based on the user-defined threshold. The external mode uses the two comparator inputs and a user-defined threshold to trigger the event captures. This function also provides user configuration controls for capture length, pretrigger data, and data storage. Each event is stored with a header that captures temperature, power supply, and time. Several power management features, including sleep mode and a wake-up function, enable power optimization with respect to specific mechanical system requirements.

Th[e ADIS16240](http://www.analog.com/ADIS16240) is available in a 12 mm  $\times$  12 mm laminate-based ball grid array (BGA) that meets IPC/JEDEC standards for Pb-free solder reflow processing (J-STD-020C and J-STD-033).

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2009–2012 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)** 

# **TABLE OF CONTENTS**



### <span id="page-1-0"></span>**REVISION HISTORY**

#### 12/12-Rev. B to Rev. C





4/09-Revision 0: Initial Version



### <span id="page-2-0"></span>SPECIFICATIONS

 $T_A = 25^{\circ}$ C,  $V_{DD} = 2.4$  V to 3.6 V unless otherwise noted.

#### <span id="page-2-5"></span>**Table 1.**



<span id="page-2-2"></span><span id="page-2-1"></span><sup>1</sup> Note that the inputs are 5 V tolerant.

<sup>2</sup> Endurance is qualified as per JEDEC Standard 22, Method A117 and measured at −40°C, +25°C, +85°C, and +105°C.

<span id="page-2-3"></span><sup>3</sup> Retention lifetime equivalent at junction temperature (T<sub>J</sub>) of 55°C as per JEDEC Standard 22, Method A117. Retention lifetime decreases with junction temperature.

<span id="page-2-4"></span>4 Instantaneous current has periodic peaks at the sample rate that can reach 30 mA.

### <span id="page-3-0"></span>**TIMING SPECIFICATIONS**

 $T_{\rm A}$  = 25°C, V<sub>DD</sub> = 3.3 V, unless otherwise noted.

#### **Table 2.**



<sup>1</sup> Guaranteed by design; typical specifications are not tested or guaranteed.

<sup>2</sup> Based on sample rate selection.

#### **Timing Diagrams**



Figure 3. SPI Timing (Utilizing SPI Settings Typically Identified as Phase = 1, Polarity = 1)

### <span id="page-4-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 3.**



Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### <span id="page-4-1"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## ADIS16240 Data Sheet

# <span id="page-5-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



**NOTES 1. THE ACTUAL PINS ARE NOT VISIBLE FROM THE TOP VIEW.**

Figure 4. Pin Configuration (Top View)



Figure 5. Axis Orientation of Device (Top View)



#### **Table 4. Pin Function Descriptions**

 $1 =$  input, O = output,  $1/O =$  input/output, S = supply.

# <span id="page-6-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS





Figure 7. Supply Current vs. Supply Voltage



Figure 8. Supply Current vs. Temperature



Figure 9. Instantaneous Supply Current



Figure 10. Instantaneous Supply Current

## <span id="page-7-0"></span>THEORY OF OPERATION

The [ADIS16240](http://www.analog.com/ADIS16240) is a triple-axis accelerometer system for shock detection and recording applications. This sensing system collects data autonomously and makes it available to any processor system that supports a 4-wire serial peripheral interface (SPI).

#### <span id="page-7-1"></span>**SENSING ELEMENT**

Digital shock sensing starts with the triple-axis MEMS sensing element in th[e ADIS16240.](http://www.analog.com/ADIS16240) This element provides a linear motionto-electrical transducer function. [Figure 11](#page-7-5) provides a basic physical diagram of the sensing element and its response to linear acceleration. It uses a fixed frame and a moving frame to form a differential capacitance network that responds to linear acceleration. Tiny springs tether the moving frame to the fixed frame and govern the relationship between acceleration and physical displacement. A modulation signal on the moving plate feeds through each capacitive path into the fixed frame plates and into a demodulation circuit, which produces the electrical signal that is proportional to the acceleration acting on the device.



<span id="page-7-5"></span><span id="page-7-2"></span>**DATA SAMPLING AND PROCESSING**

The analog acceleration signals feed into an analog-to-digital converter stage that passes digitized data into the controller for data processing and capture. Th[e ADIS16240](http://www.analog.com/ADIS16240) runs autonomously, based on the configuration in the user control registers.



Figure 12. Simplified Sensor Signal Processing Diagram

#### <span id="page-7-3"></span>**USER INTERFACE SPI Interface**

Data collection and configuration commands both use the SPI, which consists of four wires. The chip select  $(\overline{CS})$  signal activates the SPI interface, and the serial clock (SCLK) synchronizes the serial data lines. The serial input data clocks into DIN on the rising edge of SCLK, and the serial output data clocks out of DOUT on the falling edge of SCLK. Many digital processor platforms support this interface with dedicated serial ports and simple instruction sets.

#### **User Registers**

The user registers provide addressing for all input/output operations on the SPI interface. Each 16-bit register has its own unique bit assignment and has two 7-bit addresses: one for its upper byte and one for its lower byte[. Table 7 p](#page-9-1)rovides a memory map for each register and identifies output registers as read only (R) and configuration registers as either read/write (R/W) or write only (W). The control registers use a dual-memory structure. The SRAM controls operation while the part is on and facilitates all user configuration inputs. The flash memory provides nonvolatile storage for the control registers that are identified with a "yes" in the flash backup column in [Table 7.](#page-9-1) Storing configuration data in the flash memory requires a manual command (see GLOB\_CMD[3] in [Table 24\)](#page-13-1). When the device starts up from an initial power-up or reset, the flash memory contents load into the SRAM. Then the device starts producing data according to the configuration in the control registers.



Figure 13. Control Registers—SRAM and Flash Memory Diagram

#### <span id="page-7-4"></span>**CAPTURE**

The [ADIS16240](http://www.analog.com/ADIS16240) offers a recorder function that captures acceleration information based on either internal or external triggers. The buffer memory is  $3 \times 8192$  samples and is capable of storing multiple trigger events.

### <span id="page-8-0"></span>BASIC OPERATION

Th[e ADIS16240 s](http://www.analog.com/ADIS16240)tarts up automatically when it has a valid power supply and begins producing digital acceleration data in the output registers. When using the factory-default configuration, DIO1 serves as a data-ready indicator signal that can drive a processor interrupt function[. Figure 14](#page-8-1) shows a schematic for connecting to a SPI-compatible processor platform, referred to as the SPI master.



Figure 14. Electrical Hook-Up Diagram

<span id="page-8-1"></span>**Table 5. Generic Master Processor Pin Names and Functions** 

<b>Pin Name</b>	<b>Function</b>
त्त	Slave select.
IRQ1, IRQ2	Interrupt request inputs.
<b>MOSI</b>	Master output, slave input.
<b>MISO</b>	Master input, slave output.
SCI K	Serial clock.

Th[e ADIS16240 S](http://www.analog.com/ADIS16240)PI interface supports full duplex serial communication (simultaneous transmit and receive) and uses the bit sequence shown i[n Figure 18.](#page-9-2) Processor platforms typically support SPI communication with general-purpose serial ports that require some configuration in their control registers. [Table 6 l](#page-8-2)ists the most common settings that require attention when initializing a pro-cessor serial port for communication with the [ADIS16240.](http://www.analog.com/ADIS16240) 

#### <span id="page-8-2"></span>**Table 6. Generic Master Processor SPI Settings**



User registers govern all data collection and configuration[. Table 7](#page-9-1)  provides a memory map that includes all user registers, along with references to bit assignment tables that follow the generic assignments i[n Figure 15.](#page-8-3)



Figure 15. Generic Register Bit Assignments

#### <span id="page-8-3"></span>**SPI Write Commands**

Master processors write to the control registers, one byte at a time, using the bit assignments shown i[n Figure 18.](#page-9-2) The programmable registers i[n Table 7](#page-9-1) provide controls for optimizing sensor operation and for starting various automated functions. For example, set GLOB\_CMD $[8] = 1$  (DIN = 0xCB01) to wake up the device.



Some configurations require writing both bytes to a register, which takes two separate 16-bit sequences. See GLOB\_CMD[3] in [Table 24 f](#page-13-1)or backing up configuration data in nonvolatile flash memory.

#### **SPI Read Commands**

Reading data on the SPI requires two consecutive 16-bit sequences. The first sequence transmits the read command on DIN, and the second sequence receives the resulting data from DOUT. The 7-bit register address can represent either the upper or lower byte address for the target register. For example, DIN can be either 0x0200 or 0x0300 when reading the SUPPLY\_OUT register. The SPI operates in full duplex mode, which means that the master processor can read the output data from DOUT while using the same SCLK pulses to transmit a new command on DIN. In [Figure 17,](#page-8-4) the second SPI segment sets up the device to read YACCL\_OUT on the following SPI segment (not shown).

<span id="page-8-4"></span>

#### <span id="page-9-0"></span>**MEMORY MAP**

Note that all registers are two bytes. All unused memory locations are reserved for future use.



<span id="page-9-1"></span>**Table 7. User Register Memory Map**

<sup>1</sup> Each register contains two bytes. The address of the lower byte is displayed. The address of the upper byte is equal to the address of the lower byte plus 1.  $^{\text{2}}$  The event capture buffer is also stored in flash, but the CAPT\_BUFx registers, which only contain a single sample, are not stored in nonvolatile flash.

<span id="page-9-2"></span>



### <span id="page-10-0"></span>**OUTPUT DATA REGISTERS**

Each output data register uses the bit assignments shown in [Figure 19.](#page-10-5) The ND flag indicates that unread data resides in the register. This flag clears and returns to 0 after reading the register. It returns to 1 after the next internal sample updates the register with new data. When the data-ready function (the DIO1 and DIO2 pins and the MSC\_CTRL register; see [Table 25\)](#page-13-3) drives data collection, the ND bit is always high and does not require validation. The EA flag indicates that one of the error flags in the DIAG\_STAT register (see [Table 28\)](#page-14-0) is active (true).

**MSB FOR 10-BIT OUTPUT**

<span id="page-10-5"></span>

Figure 19. Output Register Bit Assignments

#### <span id="page-10-3"></span>**Table 8. Output Data Register Formats**



<sup>1</sup> Function requires MSC\_CTRL[14] = 1.

 $2$  Function requires MSC\_CTRL[15] = 1.

#### **Processing Sensor Data**

Processing sensor data starts with reading the appropriate output data register using the SPI. For example, use  $DIN = 0x0E00$ to read the XPEAK\_OUT register. Use the ND and EA bits to validate new data and normal operating status, if necessary. Then mask off all of the nondata bits and calculate the data, using the format and scale information shown i[n Table 8.](#page-10-3) For example, XACCL\_OUT[9:0] and XYZPEAK\_OUT[11:0] contain all relevant data for their function. [Table 9,](#page-10-2) [Table 10,](#page-10-1) an[d Table 11](#page-10-4) provide output code examples for each output register.

# Data Sheet **ADIS16240**

<span id="page-10-2"></span>

<sup>1</sup> The XACCL\_OUT register is located at Address 0x05[15:8] and Address 0x04[7:0]. The YACCL\_OUT register is located at Address 0x07[15:8] and Address 0x06[7:0]. The ZACCL\_OUT register is located at Address 0x09[15:8] and Address 0x08[7:0]. The XPEAK\_OUT register is located at Address 0x0F[15:8] and Address 0x0E[7:0]. The YPEAK\_OUT register is located at Address 0x11[15:8] and Address 0x10[7:0]. The ZPEAK\_OUT register is located at Address 0x13[15:8] and Address 0x12[7:0].

When MSC\_CTRL[14] = 1, the XPEAK\_OUT, YPEAK\_OUT, and ZPEAK\_OUT registers track the peak acceleration in each acceleration output register. When MSC\_CTRL[15] = 1, use the following equation to calculate the root mean square (rms) of all three peak registers, where  $1$  LSB = 0.822 g:

### $XYZ_{rms} = \sqrt{XYZPEAK\_OUT}$

Set GLOB\_CMD $[5] = 1$  to reset these registers to 0x0000.

#### <span id="page-10-1"></span>**Table 10. Power Supply Data Output Format<sup>1</sup>**



<span id="page-10-4"></span><sup>1</sup> The SUPPLY\_OUT register is located at Address 0x03[15:8] and Address 0x02[7:0].

#### **Table 11. Temperature Data Output Format<sup>1</sup>**



<sup>1</sup> The TEMP\_OUT register is located at Address 0x0D[15:8] and Address 0x0C[7:0].

#### <span id="page-11-0"></span>**EVENT RECORDER**

The [ADIS16240](http://www.analog.com/ADIS16240) provides a  $3 \times 8192$  (8-bit) buffer memory for capturing and storing (in flash) transient acceleration data on all three axes (x, y, and z). There are a number of user controls for tailoring the event recorder for optimal system-level operation. Alarm 1 and Alarm 2 provide internal and external trigger options for starting a data capture sequence.

#### **Internal Trigger Setup**

Select the trigger data source for Alarm 1 and Alarm 2 using ALM\_CTRL[15:8] (see [Table 12\)](#page-11-2). The ALM\_MAG1 and ALM\_ MAG2 registers contain threshold magnitude and direction settings for Alarm 1 and Alarm 2, respectively. The format for the data bits in these registers matches the trigger data source, which is set using ALM\_CTRL[15:8]. For example, if ALM CTRL[15:12] equals 0010, then the format matches that of XACCL\_OUT: 10-bit, twos complement, with 1 LSB = 51.4 mg of acceleration.

#### <span id="page-11-2"></span>**Table 12. ALM\_CTRL Register Bit Descriptions<sup>1</sup>**



<span id="page-11-1"></span><sup>1</sup> The ALM\_CTRL register is located at Address 0x3D[15:8] and Address 0x3C[7:0].

#### **Table 13. ALM\_MAG1, ALM\_MAG2 Register Bit Descriptions<sup>1</sup>**



<sup>1</sup> The ALM\_MAG1 register is located at Address 0x39[15:8] and Address 0x38[7:0]. The ALM\_MAG2 register is located at Address 0x3B[15:8] and Address 0x3A[7:0].

#### **Table 14. Internal Trigger Setup Example**



#### **External Trigger Setup**

ALM\_CTRL[15:8] and XTRIG\_CTRL (se[e Table 15\)](#page-11-3) provide all of the settings needed to govern the use of the comparator pins (CMP1, CMP2) as external trigger inputs.

<span id="page-11-3"></span>



<sup>1</sup> The XTRIG\_CTRL register is located at Address 0x3F[15:8] and Address 0x3E[7:0].

#### **Table 16. External Trigger Setup Example**



If the device is in standby mode, an external trigger on CMD1 or CMD2 awakens the device and initiates an event capture. The first sample is taken 0.2 ms + sample period (SMPL\_PRD[7:0]) after the trigger edge.

#### **Buffer Memory Configuration**

CAPT\_CTRL (se[e Table 17\)](#page-11-4) manages the buffer memory for the event recorder using two programmable controls: event length and pretrigger length.

#### <span id="page-11-4"></span>**Table 17. CAPT\_CTRL Register Bit Descriptions<sup>1</sup>**



<sup>1</sup> The CAPT CTRL register is located at Address 0x43[15:8] and Address 0x42[7:0].

The event length  $(N_L)$  also determines the number of events  $(N_E)$ that the buffer can store at one time.



Figure 20. Event Storage in Buffer Memory

For example, if  $CAPT_CTRL[2:0] = 100$ , then  $T = 4$ , which organizes the buffer memory into 128 events of 64 samples each.

#### **Event Organization**

Each event contains a header, pretrigger data, and posttrigger data, as shown i[n Figure 21.](#page-12-4) The event header provides information about the conditions that occur when the capture takes place. CAPT\_CTRL[7:4] sets the number of pretrigger samples in each event. If  $N_{PRE}$  is negative, there is no pretrigger data and the first sample after the trigger follows the header.

$$
N_{PRE}=\frac{N_L}{16}-6
$$



#### <span id="page-12-4"></span>**Reading Event Data**

The CAPT\_BUF1, CAPT\_BUF2, and CAPT\_PNTR registers manage user access to data in the capture buffer (see [Table 18,](#page-12-0)  [Table 19,](#page-12-1) an[d Table 20\)](#page-12-3). The address pointer, CAPT\_PNTR, determines which capture memory location loads into the capture buffer registers. It increments automatically with every CAPT\_ BUF2 read. The most efficient method for reading the entire buffer memory space is to alternate between the CAPT\_BUF1  $(DIN = 0x9600)$  and  $CAPT_BUF2$   $(DIN = 0x9800)$  read commands. When alternating the read sequences in this manner, the CAP\_PNTR increments automatically and optimizes SPI processing resources. Writing to the CAPT\_PNTR register provides access to individual locations in the capture. For example, writing  $0x0138$  (DIN =  $0xC038$ , DIN =  $0xC101$ ) to the CAPT PNTR register causes the  $311<sup>th</sup>$  sample in each buffer memory to load into the CAP\_BUF1 and CAPT\_BUF2 locations (see [Figure 22\)](#page-12-5).

# Data Sheet **ADIS16240**

#### <span id="page-12-0"></span>**Table 18. CAPT\_BUF1 Register Bit Descriptions<sup>1</sup>**



1 The CAPT\_BUF1 register is located at Address 0x17[15:8] and Address 0x16[7:0].

#### <span id="page-12-1"></span>**Table 19. CAPT\_BUF2 Register Bit Descriptions<sup>1</sup>**



<span id="page-12-3"></span>1 The CAPT\_BUF2 register is located at Address 0x19[15:8] and Address 0x18[7:0].

#### **Table 20. CAPT\_PNTR Register Bit Descriptions<sup>1</sup>**



1 The CAPT\_PNTR register is located at Address 0x41[15:8] and Address 0x40[7:0].



<span id="page-12-5"></span>The EVNT\_CNTR register (se[e Table 21\)](#page-12-2) provides a running count for the number of triggers (internal and external) that occur after a buffer clear and/or reset. If this number is greater than the number of events, this indicates that the device has experienced trigger events that it could not capture because its capture buffer is full. The EVNT\_CNTR returns to 0x0000 after a buffer clear (GLOB\_CMD[6] = 1 by  $DIN = 0xCA40$ ), or a factory reset (GLOB\_CMD[1] = 1 by  $DIN = 0xCA02$ ). After a power cycle or software reset command, the EVNT\_CNTR contains the number of events stored in the buffer memory.

<span id="page-12-2"></span>



1 The EVNT\_CNTR register is located at Address 0x1D[15:8] and Address 0x1C[7:0].

#### **Transient Behavior During Capture**

During capture events, the device consumes an increased amount of current for a short period. Following a capture event, sampling suspends and the SPI commands are ignored by the sensor for the pause times that are listed in [Table 22.](#page-13-5) 

#### <span id="page-13-5"></span>**Table 22. Postcapture Operation Pause Times**



#### <span id="page-13-0"></span>**OPERATIONAL CONTROL**

#### **Internal Sample Rate**

The SMPL\_PRD register (see [Table 23\)](#page-13-4) provides a user control for sample rate adjustment, using the following equation:

$$
f_s = \frac{32768}{(N_{SR} + 1)}
$$

For example, set SMPL\_PRD[7:0] =  $0x07$  (DIN =  $0xC807$ ) to configure th[e ADIS16240](http://www.analog.com/ADIS16240) to operate at its maximum sample rate of 4096 SPS. Note that the sample rate affects power dissipation and peak resolution during event capture.

#### <span id="page-13-4"></span>**Table 23. SMPL\_PRD Register Bit Descriptions<sup>1</sup>**



<sup>1</sup> The SMPL\_PRD register is located at Address 0x49[15:8] and Address 0x48[7:0].

#### **Global Commands**

For convenience, the GLOB\_CMD register (se[e Table 24\)](#page-13-1) provides an array of single-write commands. Setting the assigned bit to 1 activates each function, right after the 16<sup>th</sup> SCLK in the SPI communication sequence. When the function completes, the bit restores itself to 0. All commands in the GLOB\_CMD register require the power supply to be within normal limits for the execution times listed i[n Table 24.](#page-13-1) The execution times reflect the factory default configuration, where applicable, and describe the time required to return to normal operation. For example, set  $GLOB\_CMD[2] = 1$  ( $DIN = 0xCA04$ ) to place the part in standby mode. Set GLOB\_CMD $[8] = 1$  (DIN = 0xCB01) to wake up the device and return to normal operation.

#### **Input/Output Lines**

The [ADIS16240](http://www.analog.com/ADIS16240) provides two general-purpose digital input/ output lines that offer several functions. When using the factorydefault configuration, MSC\_CTRL[2:0] establishes DIO1 as a positive data-ready output. Change MSC\_CTRL[2:0] to 100 (DIN = 0xC604) to make DIO1 a negative data-ready output signal. ALM\_CTRL[2:0] offers a control for setting one of the digital signals as an alarm indicator. For example, set ALM\_  $CTRL[2:0] = 110$  (DIN = 0xBC06) to set DIO1 as a positive alarm indicator output signal. When configured as generalpurpose lines, the GPIO\_CTRL register configures DIO1 and DIO2. For example, set GPIO\_CTRL = 0x0103 (DIN = 0xC403, then 0xC501) to set DIO1 and DIO2 as outputs, with DIO1 in a 1 state and DIO2 in a 0 state. In the event of competing assignments, the order of precedence is MSC\_CTRL, ALM\_CTRL, and GPIO\_CTRL.

#### <span id="page-13-1"></span>**Table 24. GLOB\_CMD Register Bit Descriptions<sup>1</sup>**



<sup>1</sup> The GLOB\_CMD register is located at Address 0x4B[15:8] and Address 0x4A[7:0]. <sup>2</sup> SPI processing and data sampling suspend for the indicated times.

#### <span id="page-13-3"></span>**Table 25. MSC\_CTRL Register Bit Descriptions<sup>1</sup>**



<sup>1</sup> The MSC\_CTRL register is located at Address 0x47[15:8] and Address 0x46[7:0].

<span id="page-13-2"></span>**Table 26. GPIO\_CTRL Register Bit Descriptions<sup>1</sup>**

Bit	<b>Description (Default = 0x0000)</b>
[15:10]	Unused
9	General-Purpose I/O Line 2 data level
8	General-Purpose I/O Line 1 data level
[7:2]	Unused
1	General-Purpose I/O Line 2, data direction control:
	$1 =$ output, $0 =$ input
0	General-Purpose I/O Line 1, data direction control:
	$1 =$ output, $0 =$ input

<sup>1</sup> The GPIO\_CTRL register is located at Address 0x45[15:8] and Address 0x44[7:0]. **Offset Adjustment**

The XACCL\_OUT, YACCL\_OFF, and ZACCL\_OFF registers add to the sensor outputs and provide a convenient offset adjustment function for each accelerometer output. For example, writing 0x0A to YACCL\_OUT[7:0] (DIN = 0xA20A) results in a 514 mg offset adjustment for the YACCL\_OUT output data.

#### <span id="page-14-2"></span>**Table 27. XACCL\_OFF, YACCL\_OFF, ZACCL\_OFF<sup>1</sup>**



<sup>1</sup> The XACCL\_OFF register is located at Address 0x21[15:8] and Address 0x20[7:0]. The YACCL\_OFF register is located at Address 0x23[15:8] and Address 0x22[7:0]. The ZACCL\_OFF register is located at Address 0x25[15:8] and Address 0x24[7:0].

#### **Diagnostics**

For all of the error flags in the DIAG\_STAT register (se[e Table 28\)](#page-14-0), a 1 identifies an error condition, and a 0 signals normal operation. All of the flags return to 0 after reading DIAG\_STAT. If the power supply is still out of range during the next sample cycle, DIAG\_ STAT[0] and DIAG\_STAT[1] return to 1. DIAG\_STAT[9:8] provide flags to check for the alarms with respect to the conditions in the ALM\_CTRL and ALM\_MAGx registers. DIAG\_STAT[6] contains the internal memory checksum result. If the sum of the firmware program memory does not does not match the expected value, this flag reports a 1. The SPI communication flag (DIAG\_ STAT[3]) changes to 1 when the number of SCLK pulses during a SPI transfer is not a multiple of 16 when CS goes high.

#### <span id="page-14-0"></span>**Table 28. DIAG\_STAT Register Bit Descriptions<sup>1</sup>**



<sup>1</sup> The DIAG\_STAT register is located at Address 0x1B[15:8] and Address 0x1A[7:0].

#### **Clock**

The CLK\_TIME, CLK\_DATE, and CLK\_YEAR registers provide an internal clock that enables a time entry into the event header and for user access. If CLK\_TIME = 0x2231, the time is 22:31, or 10:31 p.m. The CLK\_DATE and CLK\_YEAR registers follow a similar binary-coded, decimal format.

<span id="page-14-3"></span>



<sup>1</sup> The CLK\_TIME register is located at Address 0x2F[15:8] and Address 0x2E[7:0].

<span id="page-14-4"></span>**Table 30. CLK\_DATE Register Bit Descriptions<sup>1</sup>**

Bit	<b>Description (Default = 0x0000)</b>
[15:13]	Unused
12	Month, 10s digit
[11:8]	Month, 1s digit
$[7:6]$	Unused
[5:4]	Day, 10s digit
[3:0]	Day, 1s digit

<span id="page-14-5"></span><sup>1</sup> The CLK\_DATE register is located at Address 0x31[15:8] and Address 0x30[7:0].

#### **Table 31. CLK\_YEAR Register Bit Descriptions<sup>1</sup>**



<sup>1</sup> The CLK\_YEAR register is located at Address 0x33[15:8] and Address 0x32[7:0].

The WAKE\_TIME and WAKE\_DATE registers enable users to program a specific time for the [ADIS16240](http://www.analog.com/ADIS16240) to exit standby mode. Enable this function by writing the wake-up time and date to these registers.

#### <span id="page-14-6"></span>**Table 32. WAKE\_TIME Register Bit Descriptions<sup>1</sup>**



<span id="page-14-7"></span><sup>1</sup> The WAKE\_TIME register is located at Address 0x35[15:8] and Address 0x34[7:0].

#### **Table 33. WAKE\_DATE Register Bit Descriptions<sup>1</sup>**



<sup>1</sup> The WAKE DATE register is located at Address 0x37[15:8] and Address 0x36[7:0].

#### <span id="page-14-1"></span>**Checksum**

#### **Table 34. CHK\_SUM Register Bit Descriptions<sup>1</sup>**



1 The CHK\_SUM register is located at Address 0x1F[15:8] and Address 0x1E[7:0].

#### **Flash Memory Endurance Management**

The FLASH\_CNT register (se[e Table 35\)](#page-15-0) tracks the number of flash memory write cycles, to help manage the flash endurance of the [ADIS16240 \(](http://www.analog.com/ADIS16240)see [Table 1\)](#page-2-5). This register contains a binary counter that increments after every flash memory write cycle, with one exception: event storage. Each event capture will automatically update in its particular flash memory location, but only the first event capture will trigger a complete flash update (all user control registers) and result in the FLASH\_CNT incrementing the counter. In addition to the first event capture/storage, activating the auto-null (GLOB\_CMD[0]),

factory reset (GLOB\_CMD[1]), and manual flash update GLOB\_CMD[3] will also result in a manual flash write cycle that causes FLASH\_CNT to increment.

#### <span id="page-15-0"></span>**Table 35. FLASH\_CNT Register Bit Descriptions<sup>1</sup>**



<sup>1</sup> The FLASH\_CNT register is located at Address 0x01[15:8] and Address 0x00[7:0].

### <span id="page-16-0"></span>APPLICATIONS INFORMATION **ASSEMBLY**

<span id="page-16-1"></span>When developing a process flow for installing th[e ADIS16240](http://www.analog.com/ADIS16240) devices on PCBs, see the JEDEC standard document J-STD-020C for reflow temperature profile and processing information. The [ADIS16240](http://www.analog.com/ADIS16240) can use the Sn-Pb eutectic process and the Pb-free eutectic process from this standard. See JEDEC J-STD-033 for moisture sensitivity (MSL) handling requirements. The MSL rating for these devices is marked on the antistatic bags, which protect these devices from ESD during shipping and handling.

Prior to assembly, review the process flow for information about introducing shock levels that exceed the absolute maximum ratings for th[e ADIS16240.](http://www.analog.com/ADIS16240) PCB separation and ultrasonic cleaning processes can introduce high levels of shock and damage the MEMS element. Bowing or flexing the PCB after solder reflow can also place large pealing stress on the pad structure and can damage the device. If this is unavoidable, consider using an underfill material to help distribute these forces across the bottom of the package. [Figure 23](#page-16-3) provides a PCB pad design example for this package style.



<span id="page-16-3"></span>Figure 23. Recommended Pad Layout (Units in Millimeters)

#### <span id="page-16-2"></span>**INTERFACE PRINTED CIRCUIT BOARD (PCB)**

The ADIS16240/PCBZ includes one ADIS16240ABCZ IC on a 1.2 inch  $\times$  1.3 inch PCB. The interface PCB simplifies the IC connection of these devices to an existing processor system. The four mounting holes accommodate either M2 (2 mm) or 2-56 machine screws. These boards are made of IS410 material and are 0.063 inches thick. The second-level assembly uses a SAC305 compatible solder composition, which has a pre-solder reflow thickness of approximately 0.005 inches.

The pad pattern on these PCBs matches that shown in [Figure 24.](#page-16-4)  J1 and J2 are dual-row, 2 mm (pitch) connectors that work with a number of ribbon cable systems, including 3M Part Number 152212-0100-GB (ribbon crimp connector) and 3M Part Number 3625/12 (ribbon cable). The schematic and connector pin assignments for the ADIS16240/PCBZ are in [Figure 25.](#page-16-5) 



Figure 24. PCB Assembly View and Dimensions

<span id="page-16-4"></span>

<span id="page-16-5"></span>Figure 25. Electrical Schematic

### <span id="page-17-0"></span>OUTLINE DIMENSIONS



#### <span id="page-17-1"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

# **NOTES**

# ADIS16240 Data Sheet

# **NOTES**



www.analog.com

**©2009–2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08133-0-12/12(C)** 

Rev. C | Page 20 of 20