3.3 VOLT CMOS CLOCKED FIFO WITH BUS-MATCHING AND BYTE SWAPPING 64 x 36 *IDT72V3613* **OBSOLETE PART**

FEATURES:

- **64 x 36 storage capacity FIFO buffering data from Port A to Port B**
- **Supports clock frequencies up to 67MHz**
- **Fast access times of 10ns**
- **Free-running CLKA and CLKB may be asynchronous or coincident (permits simultaneous reading and writing of data on a single clock edge)**
- **Mailbox bypass registers in each direction**
- **Dynamic Port B bus sizing of 36 bits (long word), 18 bits (word), and 9 bits (byte)**
- **Selection of Big- or Little-Endian format for word and byte bus sizes**
- **Three modes of byte-order swapping on Port B**
- **Programmable Almost-Full and Almost-Empty flags**
- Microprocessor interface control logic
• FF, AF flags synchronized by CLKA
- **FF , AF flags synchronized by CLKA**
- **EF , AE flags synchronized by CLKB**
- **Passive parity checking on each Port**
- **Parity Generation can be selected for each Port**
- **Available in space saving 120-pin thin quad flat package (TQFP)**
- **Green parts available, see ordering information**

DESCRIPTION:

The IDT72V3613 is designed to run off a 3.3V supply for exceptionally lowpower consumption. This device is a monolithic, high-speed, low-power, CMOS synchronous (clocked) FIFO memory which supports clock frequencies up to 67 MHz and has read-access times as fast as 10 ns. The 64 x 36 dualport SRAM FIFO buffers data from port A to port B. The FIFO or Laray is in IDT Standard mode and has flags to indicate empty and full conditions, and two programmable flags, Almostroull (AF) and Almost-Empt^(AE), the sate when a selected number of words in the contract of the can be a selected number of words in the can be a selected number of words $\frac{1}{2}$ output in 36-bit, 18-bit, and 9-bit formats with a choice of Big- or Little-Endian configurations. The modes of byte-order syapping are possible with any bussize selection. Communication between each port can bypass the FIFO via two

1

COMMERCIAL TEMPERATURE RANGE

JANUARY 2014

DESCRIPTION (CONTINUED)

36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be ignored if not desired. Parity generation can be selected for data read from each port. Two or more devices may be used in parallel to create wider data paths.

The IDT72V3613 is a synchronous (clocked) FIFO, meaning each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one

another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between microprocessors and/or buses with synchronous interfaces.

The Full Flag (\overline{FF}) and Almost-Full (\overline{AF}) flag of the FIFO are two-stage synchronized to the port clock (CLKA) that writes data into its array. The Empty Flag ($\overline{\overline{\text{EF}}}$) and Almost-Empty ($\overline{\overline{\text{AE}}}$) flag of the FIFO are two-stage synchronized to the port clock (CLKB) that reads data from its array.

The IDT72V3613 is characterized for operation from 0° C to 70° C. This device is fabricated using high speed, submicron CMOS technology.

PIN CONFIGURATION

TQFP (PNG120, order code: PF) TOP VIEW

NOTES:

PIN DESCRIPTION

PIN DESCRIPTION (CONTINUED)

ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (unless otherwise noted) (1)

NOTES:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (unless otherwise noted)

NOTES:

1. All typical values are at Vcc = $3.3V$, TA = 25° C.

2. For additional ICC information, see Figure 1, *Typical Characteristics: Supply Current (ICC) vs. Clock Frequency (fS)*.

DETERMINING ACTIVE CURRENT CONSUMPTION AND POWER DISSIPATION

The ICC(f) current for the graph in Figure 1 was taken while simultaneously reading and writing the FIFO on the IDT72V3613 with CLKA and CLKB set to fS. All date inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive lead per data-output channel is known, the power dissipation can be calculated with the equation below.

CALCULATING POWER DISSIPATION

With Icc(f) taken from Figure 1, the maximum power dissipation (PT) of the IDT72V3613 may be calculated by:

$$
PT = VCC \times ICC(t) + \sum (CL \times (VOH \cdot VOL)^{2} \times fo)
$$

N

where:

CL = output capacitance load

VOH = output high-level voltage

VOL = output high-level voltage

When no reads or writes are occurring on the IDT72V3613, the power dissipated by a single clock (CLKA or CLKB) input running at frequency fs is calculated by:

 $PT = VCC \times fs \times 0.025 \text{mA} / \text{MHz}$

Figure 1. Typical Characteristics: Supply Current (ICC) vs Clock Frequency (fS)

AC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE

Commercial: $Vec=3.3V\pm 0.30V$; $Ta = 0^{\circ}C$ to +70°C; JEDEC JESD8-A compliant

NOTES:

1. Only applies for a clock edge that does a FIFO read.

2. Requirement to count the clock edge as one of at least four needed to reset a FIFO.

3. Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

4. Design simulated, not tested.

SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE, CL = 30pF

Commercial: $Vec=3.3V\pm 0.30V$; $Ta = 0^{\circ}C$ to +70°C; JEDEC JESD8-A compliant

NOTES:

1. Writing data to the mail1 register when the B0-B35 outputs are active and SIZ1 and SIZ0 are HIGH.

2. Writing data to the mail2 register when the A0-A35 outputs are active.

3. Only applies when a new port-B bus size is implemented by the rising CLKB edge.

4. Only applies when reading data from a mail register.

FUNCTIONAL DESCRIPTION

RESET (RST)

The IDT72V3613 is reset by taking the Reset $(\overline{\text{RST}})$ input LOW for at least four port A Clock (CLKA) and four port B Clock (CLKB) LOW-to-HIGH transitions. The Reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of the FIFO and forces the Full Flag (\overline{FF}) LOW, the Empty Flag (\overline{EF}) LOW, the Almost-Empty flag (\overline{AE}) LOW, and the Almost-Full flag $(A\overline{F})$ HIGH. A reset also forces the Mailbox Flags (MBF1, MBF2) HIGH. After a reset, FF is set HIGH after two LOW-to-HIGH transitions of CLKA. The device must be reset after power up before data is written to its memory.

A LOW-to-HIGH transition on the RST input loads the Almost-Full and Almost-Empty Offset register (X) with the value selected by the Flag Select (FS0, FS1) inputs. The values that can be loaded into the register are shown in Table 1. See Figure 5 for relevant FIFO Reset and preset value loading timing diagram.

FIFO WRITE/READ OPERATION

The state of the port A data (A0-A35) outputs is controlled by the port-A Chip Select (CSA) and the port-A Write/Read select (W/RA). The A0-A35 outputs are in the high-impedance state when either $\overline{\text{CSA}}$ or W/ $\overline{\text{RA}}$ is HIGH. The A0-A35 outputs are active when both $\overline{\text{CSA}}$ and W/ $\overline{\text{RA}}$ are LOW.

TABLE 1 – FLAG PROGRAMMING

Data is loaded into the FIFO from the A0-A35 inputs on a LOW-to-HIGH transition of CLKA when $\overline{\text{CSA}}$ is LOW, W/ $\overline{\text{RA}}$ is HIGH, ENA is HIGH, MBA is LOW, and FF is HIGH (see Table 2). The relevant FIFO write timing diagram can found in Figure 6.

The state of the port B data (B0-B35) outputs is controlled by the port B Chip Select (\overline{CSB}) and the port B Write/Read select (W/ \overline{R} B). The B0-B35 outputs are in the high-impedance state when either $\overline{\text{CSB}}$ or W/ $\overline{\text{RB}}$ is HIGH. The B0-B35 outputs are active when both $\overline{\text{CSB}}$ and W/ $\overline{\text{RB}}$ are LOW. Data is read from the FIFO to the B0-B35 outputs by a LOW-to-HIGH transition of CLKB when CSB is LOW, W/RB is LOW, ENB is HIGH, EFB is HIGH, and either SIZ0 or SIZ1 is LOW (see Table 3). Relevant FIFO read timing diagrams together with Bus-Matching, Endian select and Byte-swapping operation can be found in Figures 7, 8 and 9.

The setup and hold-time constraints to the port clocks for the port Chip Selects $(\overline{CSA}, \overline{CSB})$ and Write/Read selects (W/ \overline{RA} , W/ \overline{RB}) are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is LOW during a clock cycle, the port's Chip Select and Write/ Read select can change states during the setup and hold time window of the cycle.

SYNCHRONIZED FIFO FLAGS

Each FIFO flag is synchronized to its port clock through two flip-flop stages. This is done to improve the flags' reliability by reducing the probability of metastable events on their outputs when CLKA and CLKB operate asynchronously to one another. $\overline{\text{FF}}$ and $\overline{\text{AF}}$ are synchronized to CLKA. $\overline{\text{EF}}$ and $\overline{\text{AE}}$ are synchronized to CLKB. Table 4 shows the relationship of each port flag to the level of FIFO fill.

EMPTY FLAG (EF)

The FIFO Empty Flag is synchronized to the port clock that reads data from its array (CLKB). When the EF is HIGH, new data can be read to the FIFO output register. When the EF is LOW, the FIFO is empty and attempted FIFO reads

TABLE 2 – PORT A ENABLE FUNCTION TABLE

TABLE 3 – PORT B ENABLE FUNCTION TABLE

are ignored. When reading the FIFO with a byte or word size on port B, $\overline{\text{EF}}$ is set LOW when the fourth byte or second word of the last long word is read.

The FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls the EF monitors a write-pointer and read-pointer comparator that indicates when the FIFO memory status is empty, empty+1, or empty+2. A word written to the FIFO can be read to the FIFO output register in a minimum of three port B clock (CLKB) cycles. Therefore, an $\overline{\textsf{EF}}$ is LOW if a word in memory is the next data to be sent to the FIFO output register and two CLKB cycles have not elapsed since the time the word was written. The EF of the FIFO is set HIGH by the second LOW-to-HIGH transition of CLKB, and the new data word can be read to the FIFO output register in the following cycle.

A LOW-to-HIGH transition on CLKB begins the first synchronization cycle of a write if the clock transition occurs at time tSKEW1 or greater after the write. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 10).

FULL FLAG (FF)

The FIFO Full Flag is synchronized to the port clock that writes data to its array (CLKA). When the FF is HIGH, a FIFO memory location is free to receive new data. No memory locations are free when the FF is LOW and attempted writes to the FIFO are ignored.

Each time a word is written to the FIFO, its write-pointer is incremented. The state machine that controls the $\overline{\mathsf{FF}}$ monitors a write-pointer and read-pointer comparator that indicates when the FIFO memory status is full, full-1, or full-2. From the time a word is read from the FIFO, its previous memory location is ready to be written in a minimum of three CLKA cycles. Therefore, a FF is LOW if less than two CLKA cycles have elapsed since the next memory write location has been read. The second LOW-to-HIGH transition on the $\overline{\mathsf{FF}}$ synchronizing clock after the read sets the FF HIGH and data can be written in the following clock cycle.

A LOW-to-HIGH transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time tskew1 or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figure 11).

ALMOST-EMPTY FLAG (AE)

The FIFO Almost-Empty flag is synchronized to the port clock that reads data from its array (CLKB). The state machine that controls the AE flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO memory status is almost-empty, almost-empty+1, or almost-empty+2. The almost-empty state is defined by the value of the Almost-Full and Almost-Empty Offset register (X). This register is loaded with one of four preset values during a device reset (see reset above). The AE flag is LOW when the FIFO contains

NOTE:

1. X is the value in the Almost-Empty flag and Almost-Full flag Offset register

X or less long words in memory and is HIGH when the FIFO contains (X+1) or more long words.

Two LOW-to-HIGH transitions on the port B Clock (CLKB) are required after a FIFO write for the AE flag to reflect the new level of fill. Therefore, the AE flag of a FIFO containing (X+1) or more long words remains LOW if two CLKB cycles have not elapsed since the write that filled the memory to the (X+1) level. The AE flag is set HIGH by the second CLKB LOW-to-HIGH transition after the FIFO write that fills memory to the (X+1) level. A LOW-to-HIGH transition of CLKB begins the first synchronization cycle if it occurs at time tSKEW2 or greater after the write that fills the FIFO to (X+1) long words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 12).

ALMOST FULL FLAG (AF)

The FIFO Almost-Full flag is synchronized to the port clock that writes data to its array (CLKA). The state machine that controls an $\overline{\mathsf{AF}}$ flag monitors a writepointer and read-pointer comparator that indicates when the FIFO memory status is almost -full, almost- full-1, or almost-full-2. The almost-full state is defined by the value of the Almost-Full and Almost-Empty Offset register (X). This register is loaded with one of four preset values during a device reset (see Reset section). The AF flag is LOW when the FIFO contains (64-X) or more long words in memory and is HIGH when the FIFO contains [64-(X+1)] or less long words.

Two LOW-to-HIGH transitions on the port A Clock (CLKA) are required after a FIFO read for the $\overline{\mathsf{AF}}$ flag to reflect the new level of fill. Therefore, the $\overline{\mathsf{AF}}$ flag of a FIFO containing [64-(X+1)] or less words remains LOW if two CLKA cycles have not elapsed since the read that reduced the number of long words in memory to [64-(X+1)]. The $\overline{\mathsf{AF}}$ flag is set HIGH by the second CLKA LOW-to-HIGH transition after the FIFO read that reduces the number of long words in memory to [64-(X+1)]. A LOW-to-HIGH transition on CLKA begins the first synchronization cycle if it occurs at time tSKEW2 or greater after the read that reduces the number of long words in memory to $[64-(X+1)]$. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 13).

MAILBOX REGISTERS

Two 36-bit bypass registers (mail1, mail2) are on the IDT72V3613 to pass command and control information between port A and port B without putting it in queue. A LOW-to-HIGH transition on CLKA writes A0-A35 data to the mail1 register when a port A write is selected by $\overline{\text{CSA}}$, W/ $\overline{\text{RA}}$, and ENA with MBA HIGH. A LOW-to-HIGH transition on CLKB writes B0-B35 data to the mail2 register when a port B write is selected by $\overline{\text{CSB}}$, W/ $\overline{\text{RB}}$ and ENB, and both SIZ0 and SIZ1 are HIGH. Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) LOW. Attempted writes to a mail register are ignored while its mail flag is LOW.

When the port B data (B0-B35) outputs are active, the data on the bus comes from the FIFO output register when either one or both SIZ1 and SIZ0 are LOW and from the mail1 register when both SIZ1 and SIZ0 are HIGH. The Mail1 Register Flag (MBF1) is set HIGH by a rising CLKB edge when a port B read is selected by $\overline{\text{CSB}}$, W/ $\overline{\text{RB}}$, and ENB , and both SIZ1 and SIZ0 HIGH. The Mail2 Register Flag (MBF2) is set HIGH by a rising CLKA edge when a port A read is selected by CSA, W/RA, and ENA with MBA HIGH. The data in a mail register remains intact after it is read and changes only when new data is written to the register. See Figure 14 and 15 for relevant mail register and mail register flag timing diagrams.

DYNAMIC BUS SIZING

The port B bus can be configured in a 36-bit long word, 18-bit word, or 9 bit byte format for data read from the FIFO. Word- and byte-size bus selections can utilize the most significant bytes of the bus (Big-Endian) or least significant bytes of the bus (Little-Endian). Port B bus-size can be changed dynamically and synchronous to CLKB to communicate with peripherals of various bus widths.

The levels applied to the port B bus-size select (SIZ0, SIZ1) inputs and the Big-Endian select (BE) input are stored on each CLKB LOW-to-HIGH transition. The stored port B bus-size selection is implemented by the next rising edge on CLKB according to Figure 2.

Only 36-bit long-word data is written to or read from the FIFO memory on the IDT72V3613. Bus-matching operations are done after data is read from the FIFO RAM. Port B bus sizing does not apply to mail register operations.

BUS-MATCHING FIFO READS

Data is read from the FIFO RAM in 36-bit long-word increments. If a longword bus-size is implemented, the entire long word immediately shifts to the FIFO output register upon a read. If byte or word size is implemented on port B, only the first one or two bytes appear on the selected portion of the FIFO output register, with the rest of the long word stored in auxiliary registers. In this case, subsequent FIFO reads with the same bus-size implementation output the rest of the long word to the FIFO output register in the order shown by Figure 2.

Each FIFO read with a new bus-size implementation automatically unloads data from the FIFO RAM to its output register and auxiliary registers. Therefore, implementing a new port B bus-size and performing a FIFO read before all bytes or words stored in the auxiliary registers have been read results in a loss of the unread data in these registers.

When reading data from FIFO in byte or word format, the unused B0-B35 outputs are indeterminate.

BYTE SWAPPING

The byte-order arrangement of data read from the FIFO can be changed synchronous to the rising edge of CLKB. Byte-order swapping is not available for mail register data. Four modes of byte-order swapping (including no swap) can be done with any data port size selection. The order of the bytes are rearranged within the long word, but the bit order within the bytes remains constant.

Byte arrangement is chosen by the port B Swap select (SW0, SW1) inputs on a CLKB rising edge that reads a new long word from the FIFO. The byte order chosen on the first byte or first word of a new long word read from the FIFO is maintained until the entire long word is transferred, regardless of the SW0 and SW1 states during subsequent reads. Figure 4 is an example of the byte-order swapping available for long word reads. Performing a byte swap and bus-size simultaneously for a FIFO read first rearranges the bytes as shown in Figure 4, then outputs the bytes as shown in Figure 2.

PORT-B MAIL REGISTER ACCESS

In addition to selecting port B bus sizes for FIFO reads, the port B bus Size select (SIZ0, SIZ1) inputs also access the mail registers. When both SIZ0 and SIZ1 are HIGH, the mail1 register is accessed for a port B long-word read and the mail2 register is accessed for a port B long-word write. The mail register is accessed immediately and any bus-sizing operation that can be underway is unaffected by the mail register access. After the mail register access is complete, the previous FIFO access can resume in the next CLKB cycle. The logic diagram in Figure 3 shows the previous bus-size selection is preserved when the mail registers are accessed from port B. A port B bus-size is implemented on each rising CLKB edge according to the states of SIZ0 $\,$ Q, SIZ1 $\,$ Q, and $BE\,$ Q.

PARITY CHECKING

The port A data inputs (A0-A35) and port B data inputs (B0-B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the port A data bus is reported by a low level on the port A Parity Error Flag (PEFA). A parity failure on one or more bytes of the

port B data inputs that are valid for the bus-size implementation is reported by a low level on the port B Parity Error Flag (PEFB). Odd or Even parity checking can be selected, and the Parity Error Flags can be ignored if this feature is not desired.

Parity status is checked on each input bus according to the level of the Odd/ Even parity (ODD/ $\overline{\text{EVEN}}$) select input. A parity error on one or more valid bytes of a port is reported by a LOW level on the corresponding port Parity Error Flag (PEFA, PEFB) output. Port A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, and port B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, and its valid bytes are those used in a port B bus size implementation. When Odd/Even parity is selected, a port Parity Error Flag (PEFA, PEFB) is LOW if any byte on the port has an odd/even number of LOW levels applied to its bits.

The four parity trees used to check the A0-A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads (PGA = HIGH). When a port A read from the mail2 register with parity generation is selected with CSA LOW, ENA HIGH, W/RA LOW, MBA HIGH, and PGA HIGH, the port A Parity Error Flag (PEFA) is held HIGH regardless of the levels applied to the A0-A35 inputs. Likewise, the parity trees used to check the B0-B35 inputs are shared by the mail1 register when parity generation is selected for port B reads (PGB = HIGH). When a port B read from the mail1 register with parity generation is selected with CSB LOW, ENB HIGH, W/RB LOW, both SIZ0 and SIZ1 HIGH, and PGB HIGH, the port B Parity Error Flag (PEFB) is held HIGH regardless of the levels applied to the B0-B35 inputs.

PARITY GENERATION

A HIGH level on the port A Parity Generate select (PGA) or port B Parity Generate select (PGB) enables the IDT72V3613 to generate parity bits for port reads from a FIFO or mailbox register. Port A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all nine inputs of a byte regardless of the state of the Parity Generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/ EVEN select. The generated parity bits are substituted for the levels originally written to the most significant bits of each byte as the word is read to the data outputs.

Parity bits for FIFO data are generated after the data is read from the FIFO memory and before the data is written to the output register. Therefore, the port A Parity Generate select (PGA) and Odd/Even parity select (ODD/EVEN) have setup and hold time constraints to the port A Clock (CLKA) and the port B Parity Generate select (PGB) and ODD/EVEN select have setup and hold time constraints to the port B Clock (CLKB). These timing constraints only apply for a rising clock edge used to read a new long word to the FIFO output register (see Figure 16 and 17).

The circuit used to generate parity for the mail1 data is shared by the port B bus (B0-B35) to check parity and the circuit used to generate parity for the mail2 data is shared by the port A bus (A0-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port Chip Select $(\overline{CSA}, \overline{CSB})$ is LOW, Enable (ENA, ENB) is HIGH, and Write/Read select (W/RA, W/RB) input is LOW, the mail register is selected (MBA HIGH for port A; both SIZ0 and SIZ1 are HIGH for port B), and port Parity Generate select (PGA, PGB) is HIGH. Generating parity for mail register data does not change the contents of the register. Parity Generation timing, when reading from a mail register, can be found in Figure 18 and 19.

Figure 2. Dynamic Bus Sizing

Figure 2. Dynamic Bus Sizing (Continued)

Figure 3. Logic Diagram for SIZ0, SIZ1, and BE Register

Figure 4. Byte Swapping for FIFO Reads (Long-Word Size Example)

Figure 5. FIFO Reset and Loading the X Register with the Value of Eight

NOTE:

1. Written to the FIFO.

Figure 6. Port A Write Cycle Timing

NOTES:

1. SIZ0 = HIGH and SIZ1 = HIGH selects the mail1 register for output on B0-B35.

2. Data read from FIFO1.

DATA SWAP TABLE FOR FIFO LONG-WORD READS

Figure 7. Port B Long-Word Read Cycle Timing

NOTES;

1. SIZ0 = HIGH and SIZ1 = HIGH selects the mail1 register for output on B0-B35.

2. Unused word B0-B17 or B18-B35 are indeterminate.

DATA SWAP TABLE FOR FIFO WORD READS

Figure 8. Port B Word Read-Cycle Timing

NOTES:

1. SIZ0 = HIGH and SIZ1 = HIGH selects the mail1 register for output on B0-B35.

2. Unused bytes B0-B26 or B9-B35 are indeterminate.

DATA SWAP TABLE FOR FIFO BYTE READS

Figure 9. Port B Byte Read-Cycle Timing

NOTES:

1. tskewt is the minimum time between a rising CLKA edge and a rising CLKB edge for EF to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskEw1, then the transition of EF HIGH may occur one CLKB cycle later than shown.

2. Port B size of long word is selected for the FIFO read by SIZ1 = LOW, SIZ0 = LOW. If port-B size is word or byte, EF is set LOW by the last word or byte read from the FIFO, respectively.

Figure 10. **EF** *Flag Timing and First Data Read when the FIFO is Empty*

NOTES:

1. tskEw1 is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{\text{EF}}$ to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskEw1, then the transition of EF HIGH may occur one CLKA cycle later than shown.

2. Port B size of long word is selected for the FIFO read by SIZ1 = LOW, SIZ0 = LOW. If port B size is word or byte, tskew1 is referenced from the rising CLKB edge that reads the last word or byte of the long word, respectively.

NOTES:

- 1. tskEw2 is the minimum time between a rising CLKA edge and a rising CLKB edge for \overline{AE} to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskEw2, then $\overline{\text{AE}}$ may transition HIGH one CLKB cycle later than shown.
- 2. FIFO write $(\overline{CSA} = LOW, W/RA = HIGH, MBA = LOW)$, FIFO read $(\overline{CSB} = LOW, W/RE = LOW,$ either SIZ0 = LOW or SIZ1 = LOW).
- 3. Port B size of long word is selected for the FIFO read by SIZ1 = LOW, SIZ0 = LOW. If port B size is word or byte, tskEw2 is referenced to the last word or byte of the long word, respectively.

Figure 12. Timing for **AE** *when the FIFO is Almost-Empty*

NOTES:

- 1. tskEw2 is the minimum time between a rising CLKA edge and a rising CLKB edge for AF to transition HIGH in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskEw2, then $\overline{\mathsf{AF}}$ may transition HIGH one CLKA cycle later than shown.
- 2. FIFO write $(\overline{CSA} = LOW, W\overline{RA} = HIGH, MBA = LOW), FIFO read (\overline{CSB} = LOW, W\overline{RB} = LOW, either SIZ0 = LOW or SIZ1 = LOW).$
- 3. Port-B size of long word is selected for FIFO read by SIZ1 = LOW, SIZ0 = LOW. If port B size is word or byte, tskEw2 is referenced from the last word or byte read of the long word, respectively.

Figure 13. Timing for **AF** *when the FIFO is Almost-Full*

1. Port-B parity generation off (PGB = LOW).

Figure 14. Timing for Mail1 Register and **MBF1** *Flag*

1. \overline{CSA} = LOW and ENA = HIGH.

*Figure 16. ODD/***EVEN***, W/***R***A, MBA, and PGA to* **PEFA** *Timing*

NOTE:

^{1.} \overline{CSB} = LOW and ENB = HIGH.

NOTE: $1.$ ENB = HIGH.

PARAMETER MEASUREMENT INFORMATION

NOTE:

1. Includes probe and jig capacitance.

ORDERING INFORMATION

DATASHEET DOCUMENT HISTORY

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,

Koto-ku, Tokyo 135-0061, Japan

Koto-ku, Tokyo 135-0061, Japan www.renesas.com office, please visit:

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales www.renesas.com/contact/