

DESCRIPTION

The MP1479 is a fully integrated, highfrequency, synchronous, rectified, step-down, switch-mode converter with internal power MOSFETs. The MP1479 offers a very compact solution that achieves 1A of continuous output current with excellent load and line regulation over a wide input range. The MP1479 uses synchronous mode operation for higher efficiency over the output current load range.

Constant-on-time (COT) control operation provides very fast transient response, easy loop design, and very tight output regulation.

Full protection features include short-circuit protection (SCP), over-current protection (OCP), under-voltage protection (UVP), and thermal shutdown.

The MP1479 requires a minimal number of readily available, standard, external components and is available in a space-saving SOT563 package.


FEATURES

- Wide 4.2V to 18V Operating Input Range
- 140m Ω /60m Ω Low R_{DS(ON)} Internal Power MOSFETs
- 190µA Low I_Q
- Highly Efficient Synchronous Mode
 Operation
- Power-Save Mode at Light Load
- Fast Load Transient Response
- 800kHz Switching Frequency
- Internal Soft Start (SS)
- Over-Current Protection (OCP) and Hiccup
- Thermal Shutdown
- Output Adjustable from 0.8V
- Available in a SOT563 Package


APPLICATIONS


- Security Cameras
- Digital Set-Top Boxes
- Flat-Panel Televisions and Monitors
- General Purposes

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.



TYPICAL APPLICATION







ORDERING INFORMATION

| Part Number* | Package | Top Marking |
|--------------|---------|-------------|
| MP1479GTF | SOT563 | See Below |


* For Tape & Reel, add suffix –Z (e.g.: MP1479GTF–Z).

TOP MARKING

BARY

LLL

BAR: Product code of MP1479GTF Y: Year code LLL: Lot number



PACKAGE REFERENCE

ABSOLUTE MAXIMUM RATINGS (1)

| V _{IN} | 0.3V to 20V |
|-------------------------|--|
| V _{SW} | 0.6V (-6.5V <10ns) to |
| | V _{IN} + 0.3V (21V <10ns) |
| V _{BST} | V _{SW} + 5V |
| V _{EN} | 0.3V to 5V ⁽²⁾ |
| All other pins | 0.3V to 5V |
| Continuous power dissip | bation $(T_A = +25^{\circ}C)^{(3)(5)}$ |
| | |
| Junction temperature | 150°C |
| Lead temperature | 260°C |
| Storage temperature | 65°C to 150°C |
| | |

Recommended Operating Conditions⁽⁴⁾

| Supply voltage (VIN) | 4.2V to 18V |
|------------------------------------|------------------|
| Output voltage (V _{OUT}) | |
| | or 10V max |
| | (T) 4000 1 40500 |

Operating junction temp. (T_J)... -40°C to +125°C

Thermal Resistance

| SOT563 | θ _{JA} | |
|------------------------------|-----------------|-----------|
| EV1479-TF-00A ⁽⁵⁾ | . 55 | . 21 °C/W |
| JESD51-7 ⁽⁶⁾ | 130 | . 60 °C/W |

NOTES:

- 1) Exceeding these ratings may damage the device.
- For details on EN's ABS max rating, please refer to the EN Control section on Page 12.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX)-T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 5) Measured on EV1479-TF-00A, 2-layer PCB.
- 6) Measured on JESD51-7, 4-layer PCB.

ELECTRICAL CHARACTERISTICS

 $V_{IN} = 12V$, $T_J = -40^{\circ}C$ to $+125^{\circ}C$ ⁽⁷⁾, typical value is tested at $T_J = +25^{\circ}C$, unless otherwise noted

| Parameter | Symbol | Condition | Min | Тур | Max | Units |
|--|------------------------|--|------|------|------|-------|
| Supply current (shutdown) | l _{IN} | $V_{EN} = 0V$ | | | 10 | μA |
| Supply ourrent (quieseent) | | $\label{eq:VEN} \begin{split} V_{\text{EN}} &= 2V, V_{\text{FB}} = 0.85V, \\ T_{\text{J}} &= +25^{\circ}\text{C} \end{split}$ | 0.16 | 0.19 | 0.23 | mA |
| Supply current (quiescent) | ΙQ | | 0.15 | 0.19 | 0.3 | mA |
| HS switch on resistance | HS _{RDS-ON} | $V_{BST-SW} = 3.3V$ | | 140 | | mΩ |
| LS switch on resistance | LS _{RDS-ON} | | | 60 | | mΩ |
| Switch leakage | SWLKG | $V_{EN} = 0V, V_{SW} = 12V$ | | | 10 | μA |
| Valley current limit | ILIMIT | V _{OUT} = 0V | | 1.8 | | Α |
| ZCD | Izcd | $\label{eq:Vout} \begin{array}{l} V_{\text{OUT}}=3.3V, \ Lo=4.7 \mu H, \\ I_{\text{OUT}}=0A \end{array}$ | -150 | -20 | 150 | mA |
| Oscillator frequency | fsw | $V_{\text{FB}} = 0.75 V$ | 600 | 800 | 1000 | kHz |
| Minimum on time ⁽⁸⁾ | TON_MIN | | | 45 | | ns |
| Minimum off time (8) | TOFF_MIN | | | 180 | | ns |
| Foodbook voltage | \/ | $T_J = +25^{\circ}C$ | 789 | 805 | 821 | mV |
| Feedback voltage | Vref | $T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$ | 785 | 805 | 825 | mV |
| Feedback current | I _{FB} | | | 10 | 100 | nA |
| FB UV threshold (H to L) | $V_{\text{UV}_{th}}$ | Hiccup entry | | 75% | | Vref |
| Hiccup duty cycle (8) | DHiccup | | | 25 | | % |
| EN rising threshold | V _{EN_RISING} | | 1.14 | 1.2 | 1.26 | V |
| EN hysteresis | V _{EN_HYS} | | | 100 | | mV |
| EN input current | I _{EN} | $V_{EN} = 2V$ | | 2 | | μA |
| V _{IN} under-voltage lockout threshold rising | INUV vth | | 3.7 | 4.1 | 4.19 | V |
| V _{IN} under-voltage lockout threshold hysteresis | INUV _{HYS} | | | 330 | | mV |
| Soft-start period | Tss | | 1 | 1.4 | 2 | ms |
| Thermal shutdown (8) | TSD | | | 150 | | °C |
| Thermal hysteresis (8) | TSD _{HYS} | | | 20 | | °C |


NOTES:


7) Not tested in production. Guaranteed by over-temperature correlation.

8) Guaranteed by design and engineering sample characterization.

TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} = 12V, V_{OUT} = 3.3V, L = 4.7 μ H, T_A = +25°C, unless otherwise noted.







TYPICAL PERFORMANCE CHARACTERISTICS (continued)


 $V_{IN} = 12V$, $V_{OUT} = 3.3V$, $L = 4.7\mu$ H, $T_A = +25^{\circ}$ C, unless otherwise noted.


MP1479 Rev. 1.0 5/4/2018

TYPICAL PERFORMANCE CHARACTERISTICS (continued)












Shutdown through Input Voltage Iout = 0A




Start-Up through Input Voltage







MP1479 Rev. 1.0 5/4/2018

TYPICAL PERFORMANCE CHARACTERISTICS (continued) $V_{IN} = 12V$, $V_{OUT} = 3.3V$, $L = 4.7\mu$ H, $T_A = +25^{\circ}$ C, unless otherwise noted.







Shutdown through Enable Iout = 0A




Short-Circuit Entry



Shutdown through Enable Iout = 1A




Short-Circuit Recovery



MP1479 Rev. 1.0 5/4/2018 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS (continued) $V_{IN} = 12V$, $V_{OUT} = 3.3V$, $L = 4.7\mu$ H, $T_A = +25^{\circ}$ C, unless otherwise noted.



PIN FUNCTIONS

I

| Package Pin # | Name | Description |
|------------------|------|---|
| 1 | VIN | Supply voltage. The MP1479 operates from a 4.2V to 18V input rail. A capacitor (C1) is required to decouple the input rail. Connect VIN using a wide PCB trace. |
| 2 | SW | Switch output. Connect SW using a wide PCB trace. |
| 3 | GND | System ground. GND is the reference ground of the regulated output voltage and requires extra care during the PCB layout. Connect GND with copper traces and vias. |
| 4 | BST | Bootstrap. Connect a 1μ F BST capacitor and a resistor between SW and BST to form a floating supply across the high-side switch driver. |
| 5 | EN | Enable. Drive EN high to enable the MP1479. For automatic start-up, connect EN to VIN through a $100k\Omega$ pull-up resistor. |
| 6 | FB | Feedback. Connect FB to the tap of an external resistor divider from the output to GND to set the output voltage. |

BLOCK DIAGRAM




Figure 1: Functional Block Diagram

OPERATION

The MP1479 is a fully integrated, synchronous, rectified, step-down, switch-mode converter. Constant-on-time (COT) control is employed to provide fast transient response and easy loop stabilization. At the beginning of each cycle, the high-side MOSFET (HS-FET) is turned on when the FB voltage (V_{FB}) drops below the reference voltage (V_{REF}). The HS-FET is turned on for a fixed interval determined by the one-shot ontimer. The on-timer is determined by both the output voltage and input voltage to make the switching frequency fairly constant over the input voltage range. After the on period elapses, the HS-FET is turned off until the next period. By repeating operation in this way, the converter regulates the output voltage.

Continuous conduction mode (CCM) is when the output current is high and the inductor current is always above zero amps. The lowside MOSFET (LS-FET) is turned on when the HS-FET is in its off state to minimize conduction loss. There is a dead short between the input and GND if both the HS-FET and LS-FET are turned on at the same time. This is called shoot-through. To avoid shoot-through, a dead time is generated internally between the HS-FET off and LS-FET on period, or the LS-FET off and HS-FET on period.

When the MP1479 works in pulse-frequency modulation (PFM) mode during light-load operation, the MP1479 reduces the switching frequency automatically to maintain high efficiency, and the inductor current drops almost to zero. When the inductor current reaches zero, the low-side driver goes into tristate (Hi-Z). Therefore, the output capacitors discharge slowly to GND through R1 and R2. When V_{FB} drops below the reference voltage, the HS-FET is turned on. This operation improves device efficiency greatly when the output current is low.

Light-load operation is also called skip mode because the HS-FET does not turn on as frequently as it does during heavy-load conditions. The HS-FET turn-on frequency is a function of the output current. As the output current increases, the current modulator regulation time period becomes shorter, and the HS-FET turns on more frequently. The switching frequency increases in turn. The output current reaches the critical level when the current modulator time is zero and can be determined using Equation (1):

$$I_{OUT} = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{2 \times L \times F_{SW} \times V_{IN}}$$
(1)

The device reverts to pulse-width modulation (PWM) mode once the output current exceeds the critical level. Afterward, the switching frequency remains fairly constant over the output current range.

Enable (EN) Control

EN is a digital control pin that turns the regulator on and off. Drive EN high to turn on the regulator. Drive EN low to turn off the regulator. An internal $1M\Omega$ resistor from EN to GND allows EN to be floated to shut down the IC.

EN is clamped internally using a 2.8V series Zener diode (see Figure 2). Connecting the EN input through a pull-up resistor to VIN limits the EN input current below 100µA to prevent damage to the Zener diode. For example, if connecting a 100k Ω pull-up resistor to 12V VIN, $I_{Zener} = (12V - 2.8V) / (100k\Omega + 35k\Omega) = 68\muA$.




Figure 2: Zener Diode between EN and GND

Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The MP1479 UVLO comparator monitors the output voltage of the internal regulator (VCC).

Internal Soft Start (SS)

Soft start prevents the converter output voltage from overshooting during start-up. When the chip starts up, the internal circuitry generates a soft-start voltage (SS) that ramps up from 0V to 1.2V. When SS is lower than REF, SS overrides REF so the error amplifier uses SS as the reference. When SS exceeds REF, the error amplifier uses REF as the reference. The SS time is set to 1.4ms internally.

Over-Current Protection (OCP) and Short-Circuit Protection (SCP)

The MP1479 has a valley current limit control. When the LS-FET is on, the inductor current is monitored. When the sensed inductor current reaches the valley current limit, the low-side limit comparator turns over, and the device enters over-current protection (OCP) mode. The HS-FET waits until the valley current limit is removed before turning on again. Meanwhile, the output voltage drops until V_{FB} is below the under-voltage (UV) threshold (typically 75% below the reference). Once UV is triggered, the MP1479 enters hiccup mode to restart the part periodically.

During OCP, the device attempts to recover from the over-current fault with hiccup mode. In hiccup mode, the chip disables the output power stage, discharges the soft start, and then attempts to soft start again automatically. If the over-current condition still remains after the soft start ends, the device repeats this operation cycle until the over-current condition is removed. Then the output rises back to the regulation level. OCP is a non-latch protection.

Pre-Bias Start-Up


The MP1479 has been designed for monotonic start-up into pre-biased loads. If the output is pre-biased to a certain voltage during start-up, the BST voltage is refreshed and charged, and the voltage on the soft-start is charged as well. If the BST voltage exceeds its rising threshold voltage, and the soft start voltage exceeds the sensed output voltage at FB, the part begins working normally.

Thermal Shutdown

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 150°C, the entire chip shuts down. When the temperature falls below its lower threshold (typically 130°C), the chip is enabled again.

Floating Driver and Bootstrap Charging

An external bootstrap capacitor powers the floating power MOSFET driver. This floating driver has its own UVLO protection, with a rising threshold of 2.2V and a hysteresis of 150mV. V_{IN} regulates the bootstrap capacitor voltage internally through D1, M1, C3, L1, and C2 (see Figure 3). If V_{IN} - V_{SW} exceeds 3.3V, U2 regulates M1 to maintain a 3.3V BST voltage across C3.





Start-Up and Shutdown Circuit

If both V_{IN} and EN exceed their respective thresholds, the chip starts up. The reference block starts first, generating a stable reference voltage and current, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuits.

Three events can shut down the chip: EN low, V_{IN} low, and thermal shutdown. The shutdown procedure starts by blocking the signaling path initially to avoid any fault triggering. The internal supply rail is then pulled down.

APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider is used to set the output voltage. First, choose a value for R2. R2 should be chosen reasonably, since a small R2 leads to considerable quiescent current loss, but a large R2 makes FB noise-sensitive. R1 is determined with Equation (2):

$$R1 = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R2$$
 (2)

The feedback circuit is shown in Figure 4.




Figure 4: Feedback Network

Table 1 and Table 2 list the recommendedparameters for common output voltages.

 Table 1: Parameters Selection for Common

 Output Voltages ⁽⁹⁾

| Vout (V) | R1 (kΩ) | R2 (kΩ) | RT (kΩ) | L (µH) |
|----------|---------|---------|---------|--------|
| 5 | 40.2 | 7.68 | 47 | 4.7 |
| 3.3 | 40.2 | 13 | 47 | 4.7 |
| 2.5 | 40.2 | 19.1 | 62 | 3.3 |
| 1.8 | 40.2 | 32.4 | 75 | 2.2 |
| 1.5 | 40.2 | 45.3 | 86.6 | 2.2 |
| 1.2 | 40.2 | 82 | 105 | 1.5 |
| 1 | 20.5 | 84.5 | 160 | 1.5 |

NOTE:

9) For detailed design circuits, refer to the Typical Application Circuits on page 17 to 19.

Table 2: Parameters Selection for Common Output Voltages, Cout = 22µF*2

| Vout (V) | R1 (kΩ) | R2 (kΩ) | RT (kΩ) | L (µH) |
|----------|---------|---------|---------|--------|
| 5 | 40.2 | 7.68 | 0 | 4.7 |
| 3.3 | 40.2 | 13 | 0 | 4.7 |
| 2.5 | 40.2 | 19.1 | 10 | 3.3 |
| 1.8 | 40.2 | 32.4 | 10 | 2.2 |
| 1.5 | 40.2 | 45.3 | 20 | 2.2 |
| 1.2 | 40.2 | 82 | 25 | 1.5 |
| 1 | 20.5 | 84.5 | 51 | 1.5 |

Selecting the Inductor

The inductor is necessary for supplying constant current to the output load while being driven by the switched input voltage. A largervalue inductor results in less ripple current and a lower output ripple voltage but also has a larger physical footprint, higher series resistance, and lower saturation current. The inductance value can be calculated with Equation (3):

$$L = \frac{V_{OUT}}{F_{SW} \times \Delta I_{L}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(3)

Where ΔI_{L} is the peak-to-peak inductor ripple current.

The inductor should not saturate under the maximum inductor peak current, where the peak inductor current can be calculated with Equation (4):

$$I_{LP} = I_{OUT} + \frac{V_{OUT}}{2F_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(4)

Selecting the Input Capacitor

The input current to the step-down converter is discontinuous and therefore reauires а capacitor to supply AC current to the step-down converter while maintaining the DC input voltage. Ceramic capacitors are recommended for the best performance and should be placed as close to VIN as possible. Capacitors with and X7R ceramic X5R dielectrics are recommended because they are fairly stable with temperature fluctuations.

The capacitors must also have a ripple current rating greater than the maximum input ripple current of the converter. The input ripple current can be estimated with Equation (5):

$$I_{CIN} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$
(5)

The worst-case condition occurs at $V_{IN} = 2V_{OUT}$, shown in Equation (6):

$$I_{CIN} = \frac{I_{OUT}}{2}$$
(6)

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current. The input capacitance value determines the input voltage ripple of the converter. If there is an input voltage ripple requirement in the system, choose an input capacitor that meets the specification.

The input voltage ripple can be estimated with Equation (7):

$$\Delta V_{\rm IN} = \frac{I_{\rm OUT}}{F_{\rm SW} \times C_{\rm IN}} \times \frac{V_{\rm OUT}}{V_{\rm IN}} \times (1 - \frac{V_{\rm OUT}}{V_{\rm IN}})$$
(7)

The worst-case condition occurs at $V_{IN} = 2V_{OUT}$, shown in Equation (8):

$$\Delta V_{\text{IN}} = \frac{1}{4} \times \frac{I_{\text{OUT}}}{F_{\text{SW}} \times C_{\text{IN}}}$$
(8)

Selecting the Output Capacitor

An output capacitor is required to maintain the DC output voltage. Ceramic or POSCAP capacitors are recommended. The output voltage ripple can be estimated with Equation (9):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{F_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8 \times F_{\text{SW}} \times C_{\text{OUT}}})$$
(9)

In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is caused mainly by the capacitance. For simplification, the output voltage ripple can be estimated with Equation (10):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times F_{\text{SW}}^2 \times L \times C_{\text{OUT}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \quad (10)$$

In the case of POSCAP capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with Equation (11):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{F_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times R_{\text{ESR}} \quad (11)$$

A larger output capacitor can achieve better load transient response, but be sure to consider the maximum output capacitor limitation in the design application. If the output capacitor value is too high, the output voltage cannot reach the design value during the soft-start time and will fail to regulate.

The maximum output capacitor value (C_{o_max}) can be limited approximately with Equation (12):


$$\mathbf{C}_{\mathrm{O}_{\mathrm{MAX}}} = (\mathbf{I}_{\mathrm{LIM}_{\mathrm{AVG}}} - \mathbf{I}_{\mathrm{OUT}}) \times \mathbf{T}_{\mathrm{ss}} / \mathbf{V}_{\mathrm{OUT}} \quad (12)$$


Where $I_{\text{LIM}_\text{AVG}}$ is the average start-up current during the soft-start period, and T_{ss} is the soft-start time.

PCB Layout Guidelines

Efficient layout of the switching power supplies is critical for stable operation. A poor layout design can result in poor line or load regulation and stability issues. For best results, refer to Figure 5 and follow the guidelines below.

- 1) Place the high-current paths (GND, VIN, and SW) very close to the device with short, direct, and wide traces.
- Place the input capacitor as close to VIN and GND as possible (recommended within 1mm).
- 3) Place the external feedback resistors next to FB.
- 4) Keep the switching node SW short and away from the feedback network.





Bottom Layer Figure 5: Sample Board Layout

Design Example

Table 3 shows a design example when ceramic capacitors are applied.

| Table 3: Design Example |
|-------------------------|
|-------------------------|

| VIN | 12V |
|------|------|
| Vout | 3.3V |
| Ιουτ | 1A |

The detailed application schematics are shown in Figure 6 through Figure 12. The typical performance and waveforms are shown in the Typical Performance Characteristics section. For more devices applications, please refer to the related evaluation board datasheet.

TYPICAL APPLICATION CIRCUITS






Figure 6: 12VIN, 5V/1A Output








Figure 8: 12V_{IN}, 2.5V/1A Output

TYPICAL APPLICATION CIRCUITS (continued)




Figure 9: 12V_{IN}, 1.8V/1A Output




Figure 10: 12V_{IN}, 1.5V/1A Output




Figure 11: 12V_{IN}, 1.2V/1A Output

TYPICAL APPLICATION CIRCUITS (continued)






Figure 12: 12VIN, 1V/1A Output



SOT563

PACKAGE INFORMATION






TOP VIEW

FRONT VIEW





0.09 0.16

NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS.

2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH,

PROTRUSION OR GATE BURR.

3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.

<u>0.00</u> 0.05

4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.

5) DRAWING CONFORMS TO JEDEC MO-293, VARIATION UAAD. 6) DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.