# **BDALLAS JVI JXI JVI**

# **DS26504 T1/E1/J1/64KCC BITS Element**

#### **www.maxim-ic.com**

### **GENERAL DESCRIPTION**

The DS26504 is a building-integrated timing-supply (BITS) clock-recovery element. It also functions as a basic T1/E1 transceiver. The receiver portion can recover a clock from T1, E1, 64kHz composite clock (64KCC), and 6312kHz synchronization timing interfaces. In T1 and E1 modes, the Synchronization Status Message (SSM) can also be recovered. The transmit portion can directly interface to T1, E1, or 64KCC synchronization interfaces as well as source the SSM in T1 and E1 modes. The DS26504 can translate between any of the supported inbound synchronization clock rates to any supported outbound rate. The DS26504 can also accept an 8kHz as well as a 19.44MHz reference clock. A separate output is provided to source a 6312kHz clock. The device is controlled through a parallel, serial, or hardware controller port.

## **APPLICATIONS**

BITS Timing Rate Conversion

## **FEATURES**

- Accepts 8kHz and 19.44MHz References in Addition to T1, E1, and 64kHz Composite Clock
- GR378 Composite Clock Compliant
- G.703 2048kHz Synchronization Interface Compliant
- G.703 64kHz Option A & B Centralized Clock Synchronization Interface Compliant
- G.703 64kHz Japanese Composite Clock Synchronization Interface Compliant
- G.703 6312kHz Japanese Synchronization Interface Compliant
- Interfaces to Standard T1/J1 (1.544MHz) and E1 (2.048MHz)
- Interface to CMI-Coded T1/J1 and E1
- **T1/E1 Transmit Payload Clock Output**
- Short- and Long-Haul Line Interface
- **Transmit and Receive T1 BOC SSM Messages** with Receive Message Change of State and Validation Indication
- Transmit and Receive E1 Sa(n) Bit SSM Messages with Receive Message Change of State Indication
- Crystal-Less Jitter Attenuator with Bypass Mode for T1 and E1 Operation
- Fully Independent Transmit and Receive Functionality
- Internal Software-Selectable Receive and Transmit Side Termination for 75Ω/100Ω/110Ω/120Ω/133Ω
- Monitor Mode for Bridging Applications
- Accepts 16.384MHz, 12.8MHz, 8.192MHz, 4.096MHz, 2.048MHz, or 1.544MHz Master Clock
- 64kHz, 8kHz, and 400Hz Outputs in Composite Clock Mode
- 8-Bit Parallel Control Port, Multiplexed or Nonmultiplexed, Intel or Motorola
- Serial (SPI) Control Port and Hardware Control Mode
- Provides LOS, AIS, and LOF Indications through Hardware Output Pins
- **Fast Transmitter Output Disable through Device** Pin for Protection Switching
- IEEE 1149.1 JTAG Boundary Scan
- 3.3V Supply with 5V Tolerant Inputs and **Outputs**
- Pin and Software Compatible with the DS26502 and DS26503

### **ORDERING INFORMATION**



*Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata.*

## **TABLE OF CONTENTS**







### **LIST OF FIGURES**



## **LIST OF TABLES**



## <span id="page-6-0"></span>**1. FEATURES**

### **1.1 General**

- 64-pin, 10mm x 10mm LQFP package
- 3.3V supply with 5V tolerant inputs and outputs
- $\blacksquare$  Evaluation kits
- **IEEE 1149.1 JTAG Boundary Scan**
- **•** Driver source code available from the factory

## **1.2 Line Interface**

- Requires a single master clock (MCLK) for E1, T1, or J1 operation. Master clock can be 2.048MHz, 4.096MHz, 8.192MHz, 12.8MHz (**available in CPU-interface mode only**), or 16.384MHz. Option to use 1.544MHz, 3.088MHz, 6.176MHz, or 12.552MHz for T1-only operation.
- Fully software configurable
- Short- and long-haul applications
- Automatic receive sensitivity adjustments
- Ranges include 0dB to -43dB or 0dB to -12dB for E1 applications; 0dB to -36dB or 0dB to -15dB for T1 applications
- Receive level indication in 2.5dB steps from -42.5dB to -2.5dB
- Internal receive termination option for 75 $\Omega$ , 100 $\Omega$ , 110 $\Omega$ , 120 $\Omega$ , and 133 $\Omega$  lines
- **Monitor application gain settings of 20dB, 26dB, and 32dB**
- G.703 receive-synchronization signal mode
- **Flexible transmit-waveform generation**
- T1 DSX-1 line build-outs
- E1 waveforms include G.703 waveshapes for both  $75\Omega$  coax and  $120\Omega$  twisted cables
- AIS generation independent of loopbacks
- Alternating ones and zeros generation
- Square-wave output
- Open-drain output option
- **Transmitter power-down**
- Transmitter 50mA short-circuit limiter with exceeded indication of current limit
- Transmit open-circuit-detected indication

## **1.3 Jitter Attenuator (T1/E1 Modes Only)**

- 32-bit or 128-bit crystal-less jitter attenuator
- Requires only a 2.048MHz master clock for both E1 and T1 operation with the option to use 1.544MHz for T1 operation
- Can be placed in either the receive or transmit path or disabled
- Limit trip indication

### <span id="page-7-0"></span>**1.4 Framer/Formatter**

- Fully independent transmit and receive functionality
- Full receive and transmit path transparency
- T1 framing formats include D4 and ESF
- Detailed alarm and status reporting with optional interrupt support
- RCL, RLOS, and RAIS alarms interrupt on change of state
- Japanese J1 support includes:
	- − Ability to calculate and check CRC6 according to the Japanese standard
	- − Ability to generate yellow alarm according to the Japanese standard

## **1.5 Test and Diagnostics**

• Remote and local loopback

## **1.6 Control Port**

- 8-bit parallel or serial control port
- **Multiplexed or nonmultiplexed buses**
- Intel or Motorola formats
- Supports polled or interrupt-driven environments
- Software access to device ID and silicon revision
- Software-reset supported
- Automatic clear on power-up
- Flexible register space resets
- Hardware reset pin

## <span id="page-8-0"></span>**2. SPECIFICATIONS COMPLIANCE**

The DS26504 meets all applicable sections of the latest telecommunications specifications including those listed in the following tables.

### **Table 2-1. T1-Related Telecommunications Specifications**

ANSI T1.102: Digital Hierarchy Electrical Interface

ANSI T1.231: Digital Hierarchy–Layer 1 In-Service Performance Monitoring

ANSI T1.403: Network and Customer Installation Interface–DS1 Electrical Interface

TR62411

(ANSI) "Digital Hierarchy-Electrical Interfaces"

(ANSI) "Digital Hierarchy-Formats Specification"

(ANSI) "Digital Hierarchy-Layer 1 In-Service Digital Transmission Performance Monitoring"

(ANSI) "Network and Customer Installation Interfaces - DS1 Electrical Interface"

(AT&T) "Requirements for Interfacing Digital Terminal Equipment to Services Employing the Extended Super frame Format"

(AT&T) "High Capacity Digital Service Channel Interface Specification"

(TTC) "Frame Structures on Primary and Secondary Hierarchical Digital Interfaces"

(TTC) "ISDN Primary Rate User-Network Interface Layer 1 Specification"

### <span id="page-9-0"></span>**Table 2-2. E1-Related Telecommunications Specifications**

ITUT G.703 Physical/Electrical Characteristics of G.703 Hierarchical Digital Interfaces

ITUT G.736 Characteristics of Synchronous Digital Multiplex Equipment operating at 2048kbps

ITUT G.742 Second-Order Digital Multiplex Equipment Operating at 8448kbps

ITUT G.772

ITUT G.775

ITUT G.823 The control of jitter and wander within digital networks, which are based on 2.048kbps hierarchy

ETSI 300 233

(ITU) "Synchronous Frame Structures used at 1544, 6312k, 2048, 8488, and 44,736kbps Hierarchical Levels"

(ITU) "Frame Alignment and Cyclic Redundancy Check (CRC) Procedures Relating to Basic Frame Structures Defined in Recommendation G.704"

(ITU) "Characteristics of primary PCM Multiplex Equipment Operating at 2048kbps"

(ITU) Characteristics of a synchronous digital multiplex equipment operating at 2048kbps<sup>"</sup>

(ITU) "Loss Of Signal (LOS) and Alarm Indication Signal (AIS) Defect Detection and Clearance Criterion"

(ITU) "The Control of Jitter and Wander Within Digital Networks Which are Based on the 2048kbps Hierarchy"

(ITU) "Primary Rate User-Network Interface  $-$  Layer 1 Specification"

(ITU) "Error Performance Measuring Equipment Operating at the Primary Rate and Above"

 $(ITU)$  "In-service code violation monitors for digital systems"

(ETSI) "Integrated Services Digital Network (ISDN); Primary rate User-Network Interface (UNI); Part  $1/$  Layer 1 specification"

(ETSI) "Transmission and multiplexing; Physical/electrical characteristics of hierarchical digital interfaces for equipment using the 2048kbps-based plesiochronous or synchronous digital hierarchies"

(ETSI) "Integrated Services Digital Network (ISDN); Access digital section for ISDN primary rate" (ETSI) "Integrated Services Digital Network (ISDN); Attachment requirements for terminal equipment

to connect to an ISDN using ISDN primary rate access"

 $(ETSI)$  "Business Telecommunications  $(BT)$ ; Open Network Provision (ONP) technical requirements; 2048lkbps digital unstructured leased lines (D2048U) attachment requirements for terminal equipment interface"

(ETSI) "Business Telecommunications (BTC); 2048kbps digital structured leased lines (D2048S); Attachment requirements for terminal equipment interface"

(ITU) "Synchronous Frame Structures used at 1544, 6312, 2048, 8488, and 44,736kbps Hierarchical Levels"

(ITU) "Frame Alignment and Cyclic Redundancy Check (CRC) Procedures Relating to Basic Frame Structures Defined in Recommendation G.704"

## <span id="page-10-0"></span>**3. BLOCK DIAGRAMS**

<span id="page-10-1"></span>





<span id="page-11-0"></span>**Figure 3-2. Loopback Mux Diagram (T1/E1 Modes Only)**

**Figure 3-3. Transmit PLL Clock Mux Diagram** 

<span id="page-11-1"></span>

## <span id="page-12-0"></span>**Figure 3-4. Master Clock PLL Diagram**

<span id="page-12-1"></span>

## <span id="page-13-0"></span>**4. PIN FUNCTION DESCRIPTION**

## **4.1 Transmit PLL**



## **4.2 Transmit Side**



## <span id="page-14-0"></span>**4.3 Receive Side**



<span id="page-15-0"></span>

## **4.4 Controller Interface**









<span id="page-19-0"></span>

## **4.5 JTAG**





## <span id="page-20-0"></span>**4.6 Line Interface**

## **4.7 Power**



## <span id="page-21-0"></span>**5. PINOUT**

**Table 5-1. LQFP Pinout** 

			<b>MODE</b>		
<b>PIN</b>	<b>TYPE</b>	<b>PARALLEL</b> <b>PORT</b>	<b>SERIAL</b> <b>PORT</b>	<b>HARDWARE</b>	<b>FUNCTION</b>
1	I/O	AD2	<b>SCLK</b>	<b>RSM</b>	Parallel Port Mode: Address/Data Bus Bit 2 Serial Port Mode: Serial Clock Hardware Mode: RS 8K Mode Select
2	I/O	AD3		<b>TSM</b>	Parallel Port Mode: Address/Data Bus Bit 3 Serial Port Mode: Unused, should be connected to $V_{SS}$ . Hardware Mode: TS 8K 4 Mode Select
3	I/O	AD4		RMODE0	Parallel Port Mode: Address/Data Bus Bit 4 Serial Port Mode: Unused, should be connected to V <sub>SS</sub> . Hardware Mode: Receive Mode Select 0
4	I/O	AD5		RMODE1	Parallel Port Mode: Address/Data Bus Bit 5 Serial Port Mode: Unused, should be connected to V <sub>SS</sub> . Hardware Mode: Receive Mode Select 1
5	I/O	AD <sub>6</sub>		<b>TITD</b>	Parallel Port Mode: Address/Data Bus Bit 6 Serial Port Mode: Unused, should be connected to $V_{SS}$ . Hardware Mode: Transmit Internal Termination Disable
6	I/O	AD7		<b>RITD</b>	Parallel Port Mode: Address/Data Bus Bit 7 Serial Port Mode: Unused, should be connected to $V_{SS}$ . Hardware Mode: Receive Internal Termination Disable
7, 24, 58	$\bf{I}$	<b>DVDD</b>	<b>DVDD</b>	<b>DVDD</b>	Digital Positive Supply
8, 22, 56	I	<b>DVSS</b>	<b>DVSS</b>	<b>DVSS</b>	Digital Signal Ground
9	I	A <sub>0</sub>		E1TS	Parallel Port Mode: Address Bus Bit 0 Serial Port Mode: Unused, should be connected to V <sub>SS</sub> . Hardware Mode: E1 Internal Termination Select
10	$\bf{I}$	A1		<b>TAIS</b>	Parallel Port Mode: Address Bus Bit 1 Serial Port Mode: Unused, should be connected to V <sub>SS</sub> . Hardware Mode: Transmit AIS
11	I	A2		L <sub>0</sub>	Parallel Port Mode: Address Bus Bit 2 Serial Port Mode: Unused, should be connected to V <sub>SS</sub> . Hardware Mode: Line Build-Out Select 0
12	I	A <sub>3</sub>		L1	Parallel Port Mode: Address Bus Bit 3 Serial Port Mode: Unused, should be connected to V <sub>SS</sub> . Hardware Mode: Line Build-Out Select 1
13	$\bf{I}$	A4	<b>CPHA</b>	L2	Parallel Port Mode: Address Bus Bit 4 Serial Port Mode: Serial Port Clock Phase Select Hardware Mode: Line Build-Out Select 2
14	Ι	A <sub>5</sub>	<b>CPOL</b>	TMODE0	Parallel Port Mode: Address Bus Bit 5 Serial Port Mode: Serial Port Clock Polarity Select Hardware Mode: Transmit Mode Select 0
15	Ι	A <sub>6</sub>		MPS0	Parallel Port Mode: Address Bus Bit 6 Serial Port Mode: Unused, should be connected to V <sub>SS</sub> . Hardware Mode: MCLK Prescaler Select 0
16	$\bf{I}$	ALE (AS)/A7		MPS1	Parallel Port Mode: Address Latch Enable/Address Bus Bit 7 Serial Port Mode: Unused, should be connected to $V_{SS}$ . Hardware Mode: MCLK Prescaler Select 1
17	I	<b>TCLK</b>	<b>TCLK</b>	<b>TCLK</b>	<b>External Transmit Clock Input</b>





## <span id="page-24-0"></span>**6. HARDWARE CONTROLLER INTERFACE**

In Hardware Controller mode, the parallel and serial port pins are reconfigured to provide direct access to certain functions in the port. Only a subset of the device's functionality is available in hardware mode. Each register description throughout the data sheet indicates the functions that may be controlled in hardware mode and several alarm indicators that are available in both hardware and processor mode. Also indicated are the fixed states of the functions not controllable in hardware mode.

## **6.1 Transmit Clock Source**

Refer to [Figure 3-3](#page-11-1). In Hardware Controller mode, the input to the TX PLL is always TCLK PIN. TX CLOCK is selected by the TCSS0 and TCSS1 pins, as shown in [Table 6-1](#page-24-1). The PLL\_OUT pin is always the same signal as select for TX CLOCK. If the user wants to slave the transmitter to the recovered clock, then the RCLK pin must be tied to the TCLK pin externally.

<span id="page-24-1"></span>

<b>TCSS1</b> <b>PIN 31</b>	<b>TCSS0</b> <b>PIN 63</b>	<b>TRANSMIT CLOCK SOURCE</b>	
	0	The TCLK pin is the source of transmit clock.	
		The PLL CLK is the source of transmit clock.	
	0	The scaled signal present at MCLK as the transmit clock.	
		The signal present at RCLK is the transmit clock.	

**Table 6-1. Transmit Clock Source** 

## **6.2 Internal Termination**

In Hardware Controller mode, the internal termination is automatically set according to the receive or transmit mode selected. It can be disabled via the TITD and RITD pins. If internal termination is enabled in E1 mode, the E1TS pin is use to select  $75\Omega$  or  $120\Omega$  termination. The E1TS pin applies to both transmit and receive.

## **Table 6-2. Internal Termination**



## <span id="page-25-1"></span><span id="page-25-0"></span>**6.3 Line Build-Out**

### **Table 6-3. E1 Line Build-Out**



### **Table 6-4. T1 Line Build-Out**



*N.M. = not meaningful*

**Note 1:** Transformer turns ratio.

**Note 2:** TTD pin must be connected high in this mode.



## <span id="page-26-0"></span>**6.4 Receiver Operating Modes**

## **Table 6-5. Receive Path Operating Mode**

## **6.5 Transmitter Operating Modes**

### **Table 6-6.Transmit Path Operating Mode**





## <span id="page-27-0"></span>**6.6 MCLK Pre-Scaler**

## **Table 6-7. MCLK Pre-Scaler for T1 Mode**

### **Table 6-8. MCLK Pre-Scaler for E1 Mode**



## **6.7 Payload Clock Output**

The TCLKO and RCLK pins can output a clock with the F-Bit (T1) or the TS0 and TS16 (E1) bit position gapped out. This function is only available in T1 or E1 mode. This is useful in basic transceiver applications where a payload or "demand" clock is needed. In Hardware Mode, the payload clock output is selected by the L0, L1, and L2 line build-out pins. In Hardware Mode, this function is only available in certain build-out modes. See the line build-out tables in Section [6.3](#page-25-1) for selecting the payload clock mode.



## <span id="page-28-0"></span>**6.8 Other Hardware Controller Mode Features**

## **Table 6-9. Other Operational Modes**

## <span id="page-29-0"></span>**7. PROCESSOR INTERFACE**

The DS26504 is controlled via a nonmultiplexed (BIS[1:0] = 01) or a multiplexed (BIS[1:0] = 00) parallel bus. There is also a serial bus mode option, as well as a hardware mode of operation. The bus interface type is selected by BIS1 and BIS0 as shown in [Table 7-1](#page-29-1).



#### <span id="page-29-1"></span>**Table 7-1. Port Mode Select**

## **7.1 Parallel Port Functional Description**

In parallel mode, the DS26504 can operate with either Intel or Motorola bus timing configurations. If the BTS pin is tied low, Intel timing will be selected; if tied high, Motorola timing will be selected. All Motorola bus signals are listed in parentheses (). See the timing diagrams in the *AC Electrical Characteristics* section for more details.

## **7.2 SPI Serial Port Interface Functional Description**

A serial SPI bus interface is selected when the bus select is  $10 \text{ (BIS[1:0]} = 10)$ . In this mode, a master/slave relationship is enabled on the serial port with three signal lines (SCK, MOSI, and MISO) and a chip select  $(\overline{CS})$ , with the DS26504 acting as the slave. Port read/write timing is not related to the system read/write timing, thus allowing asynchronous, half-duplex operation. See the *AC Electrical Characteristics* section for the AC timing characteristics of the serial port.

### **7.2.1 Clock Phase and Polarity**

Clock Phase and Polarity are selected by the CPHA and CPOL pins. The slave device should always be configured to match the bus master. See the *[SPI Serial Port Mode](#page-110-1)* section for detailed functional timing diagrams.

### **7.2.2 Bit Order**

The most significant bit (MSB) of each byte is transmitted first.

### **7.2.3 Control Byte**

The bus master will transmit two control bytes following a chip select to a slave device. The MSB will be a R/W bit (1 = read, 0 = write). The next 6 bits will be padded with zeros. The LSB of the first byte will be A[7]. The second control byte will be the address bits (A[6:0]) of the target register, followed by a Burst bit in the LSB position ( $1 =$ Burst,  $0 =$ Nonburst).

### **7.2.4 Burst Mode**

The last bit of the second control byte (LSB) is the Burst Mode bit. When the Burst bit is enabled (set to 1) and a read operation is performed, the register address is automatically incremented after the LSB of the previous byte read to the next register address. Data will be available on the next clock edge following the LSB of the previous byte read. When the Burst bit is enabled (set to 1) and a write operation is performed, the register address will be automatically incremented to the next byte boundary following the LSB of the previous register write, and 8 more data bits will be expected on the serial bus. Burst accesses

<span id="page-30-0"></span>are terminated when  $\overline{CS}$  is removed. If  $\overline{CS}$  is removed before all 8 bits of the data are read, the remaining data will be lost. If  $\overline{CS}$  is removed before all 8 bits of data are written to the part, no write access will occur and the target register will not be updated.

**Note:** During a Burst-Read access, data must be fetched internally to the part as the LSB of the previous byte is transmitted out. If this pre-fetch read access occurs to a Clear-On-Read register or a FIFO register address, and the Burst access is terminated without reading this byte out of the port, the data will be lost and/or the register cleared. Users should not terminate their Burst Read accesses at the address byte proceeding a Clear-On-Read register or a FIFO register. Data loss could occur due to the internal prefetch operation performed by the interface.

#### **7.2.5 Register Writes**

The register write sequence is shown in the functional timing diagrams in Section [18](#page-110-2). After a  $\overline{CS}$ , the bus master transmits a write control byte containing the  $R/\overline{W}$  bit, the target register address, and the Burst bit. These two control bytes will be followed by the data byte to be written. After the first data byte, if the Burst bit is set, the DS26504 auto-increments its address counter and writes each byte received to the next higher address location. After writing address FFh, the address counter rolls over to 00h and continues to auto-increment.

#### **7.2.6 Register Reads**

The register read sequence is shown in Section  $18$ . After a  $\overline{CS}$ , the bus master transmits a read control byte containing the  $\overline{R/\overline{W}}$  bit, the target register address, and the Burst bit. After these two control bytes, the DS26504 responds with the requested data byte. After the first data byte, if the Burst bit is set, the DS26504 auto-increments its address counter and transmits the byte stored in the next higher address location. Note the warning mentioned above, as data loss could potentially occur due to the data pre-fetch that is required to support this mode. After reading address FFh, the address counter rolls over to 00h and continues to auto-increment.

## <span id="page-31-0"></span>**7.3 Register Map**

## **Table 7-2. Register Map Sorted By Address**





**Note 1:** Register reserved for future use and must remain = 0.

**Note 2:** TEST1 to TEST16 registers are used only by the factory and must remain = 0.

#### <span id="page-33-0"></span>**7.3.1 Power-Up Sequence**

The DS26504 contains an on-chip power-up reset function that automatically clears the writeable register space immediately after power is supplied to the device. The user can issue a chip reset at any time. Issuing a reset will disrupt signals flowing through the DS26504 until the device is reprogrammed. The reset can be issued through hardware using the TSTRST pin or through software using the SFTRST function in the master mode register. The LIRST (LIC2.6) should be toggled from zero to one to reset the line interface circuitry. (It will take the DS26504 about 40ms to recover from the LIRST bit being toggled.)

#### **7.3.2 Test Reset Register**

<span id="page-33-1"></span>

**Bit 0: Software-Issued Reset (SFTRST).** A zero-to-one transition causes the register space in the DS26504 to be cleared. A reset clears all configuration and status registers. The bit automatically clears itself when the reset has completed.

#### **Bits 1, 2, 3, 6, 7: Unused, must be set = 0 for proper operation.**

**Bits 4 and 5: Test Mode Bits (TEST0 and TEST1).** Test modes are used to force the output pins of the DS26504 into known states. This can facilitate the checkout of assemblies during the manufacturing process and also be used to isolate devices from shared buses.



### <span id="page-34-0"></span>**7.3.3 Mode Configuration Register**





**Bits 0 to 3: Receive Mode Configuration (RMODE[0:3]).** Used to select the operating mode of the receive path for the DS26504.



**Bits 4 to 7: Transmit Mode Configuration (TMODE[4:7]).** Used to select the operating mode of the transmit path for the DS26504.







For more information on all the bits in the Transmit PLL control register, refer to [Figure 3-3.](#page-11-1)

**Bits 0 and 1: Transmit Clock (TX CLOCK) Source Select (TCSS[0:1]).** These bits control the output of the TX PLL Clock Mux function. See [Figure 3-3.](#page-11-1)



**Bit 2: Transmit PLL\_CLK Source Select (TPLLSS).** Selects the reference signal for the TX PLL.

 $0 =$  Use the recovered network clock. This is the same clock available at the RCLK pin (output).

 $1 =$  Use the externally provided clock present at the TCLK pin.

**Bit 3 and 4: Transmit PLL Input Frequency Select (TPLLIFS[0:1]).** These bits, along with TPLLIFS2 (TPCR2.0), are used to indicate the reference frequency being input to the TX PLL.



**Bit 5: PLL OUT Select (PLLOS).** This bit selects the source for the PLL OUT pin. See [Figure 3-3](#page-11-1).

 $0 = PLL$  OUT is sourced directly from the TX PLL.

 $1 = PLL$  OUT is the output of the TX PLL mux.

**Bits 6 and 7: Transmit PLL Output Frequency Select (TPLLOFS[0:1]).** These bits, along with TPLLOFS1 (TPCR2.1), are used to select the TX PLL output frequency.




**Bit 0: Transmit Clock Source Select (TPLLOFS2).** This bit, along with TPLLOFS0 (TPCR1.7) and TPLLOFS1 (TPCR1.6), is used to indicate the reference frequency being input to the TX PLL. See the table in TPCR1 register description.

**Bit 1: Transmit Clock Source Select (TPLLIFS2).** This bit, along with TPLLIFS0 (TPCR1.4) and TPLLIFS1 (TPCR1.3), is used to the frequency being output from the TX PLL. See the table in TPCR1 register description.

**Bits 2 to 7: Unused**

## **7.4 Interrupt Handling**

Various alarms, conditions, and events in the DS26504 can cause interrupts. For simplicity, these are all referred to as events in this explanation. All STATUS registers can be programmed to produce interrupts. Each status register has an associated interrupt mask register. For example, SR1 (Status Register 1) has an interrupt control register called IMR1 (Interrupt Mask Register 1). Status registers are the only sources of interrupts in the DS26504. On power-up, all writeable registers are automatically cleared. Because bits in the IMRx registers must be set  $= 1$  to allow a particular event to cause an interrupt, no interrupts can occur until the host selects which events are to product interrupts. As there are potentially many sources of interrupts on the DS26504, several features are available to help sort out and identify which event is causing an interrupt. When an interrupt occurs, the host should first read the IIR register (interrupt information register) to identify which status register(s) is producing the interrupt. Once that is determined, the individual status register or registers can be examined to determine the exact source.

Once an interrupt has occurred, the interrupt handler routine should clear the IMRx registers to stop further activity on the interrupt pin. After all interrupts have been determined and processed, the interrupt hander routine should restore the state of the IMRx registers.

## **7.5 Status Registers**

When a particular event or condition has occurred (or is still occurring in the case of conditions), the appropriate bit in a status register will be set to a one. All the status registers operate in a latched fashion, which means that if an event or condition occurs, a bit is set to a one. It remains set until the user reads that bit. An event bit is cleared when it is read and it is not set again until the event has occurred again. Condition bits such as RLOS remain set if the alarm is still present.

The user always precedes a read of any of the status registers with a write. The byte written to the register informs the DS26504 which bits the user wishes to read and have cleared. The user writes a byte to one of these registers, with a one in the bit positions he or she wishes to read, and a zero in the bit positions he or she does not wish to obtain the latest information on. When a one is written to a bit location, the read register is updated with the latest information. When a zero is written to a bit position, the read register is not updated and the previous value is held. A write to the status registers is immediately followed by a read of the same register. This write-read scheme allows an external microcontroller or microprocessor to

individually poll certain bits without disturbing the other bits in the register. This operation is key in controlling the DS26504 with higher-order languages.

Status register bits are divided into two groups: condition bits and event bits. Condition bits are typically network conditions such as loss of frame or all-ones detect. Event bits are typically markers such as the one-second timer. Each status register bit is labeled as a condition or event bit. Some of the status registers have bits for both the detection of a condition and the clearance of the condition. For example, SR2 has a bit that is set when the device goes into a loss-of-frame state (SR2.0, a condition bit) and a bit that is set (SR2.4, an event bit) when the loss-of-frame condition clears (goes in sync). Some of the status register bits (condition bits) do not have a separate bit for the "condition clear" event but rather the status bit can produce interrupts on both edges, setting, and clearing. These bits are marked as "double interrupt" bits." An interrupt is produced when the condition occurs and when it clears.

## **7.6 Information Registers**

Information registers operate the same as status registers except they cannot cause interrupts. INFO3 register is a read-only register and it reports the status of the E1 synchronizer in real time. INFO3 information bits are not latched, and it is not necessary to precede a read of these bits with a write.

## **7.7 Interrupt Information Registers**

The Interrupt Information Registers (IIRs) provide an indication of which Status Registers (SR1 to SR4) are generating an interrupt. When an interrupt occurs, the host can read IIR to quickly identify which of the four status registers are causing the interrupt.





### **Bit 0: Status Register 1 (SR1)**

 $0 =$  Status Register 1 interrupt not active.

1 = Status Register 1 interrupt active.

### **Bit 1: Status Register 2 (SR2)**

 $0 =$  Status Register 2 interrupt not active.

1 = Status Register 2 interrupt active.

### **Bit 2: Status Register 3 (SR3)**

 $0 =$  Status Register 3 interrupt not active.

1 = Status Register 3 interrupt active.

### **Bit 3: Status Register 4 (SR4)**

 $0 =$  Status Register 4 interrupt not active.

1 = Status Register 4 interrupt active.

#### **Bit 4: Status Register 5 (SR5)**

 $0 =$  Status Register 5 interrupt not active.

1 = Status Register 5 interrupt active.

#### **Bits 5 to 7: Unused**

## **8. T1 FRAMER/FORMATTER CONTROL REGISTERS**

The T1 framer portion of the DS26504 is configured via a set of five control registers. Typically, the control registers are only accessed when the system is first powered up. Once the DS26504 has been initialized, the control registers only need to be accessed when there is a change in the system configuration. There are two receive control registers (T1RCR1 and T1RCR2), two transmit control registers (T1TCR1 and T1TCR2), and a common control register (T1CCR). Each of these registers is described in this section.

## **8.1 T1 Control Registers**





**Bit 0: Resynchronize (RESYNC).** When toggled from low to high, a resynchronization of the receive side framer is initiated. Must be cleared and set again for a subsequent resync.

## **Bit 1: Sync Enable (SYNCE)**

 $0 =$  auto resync enabled

 $1 =$  auto resync disabled

## **Bit 2: Sync Time (SYNCT)**

- $0 =$  qualify 10 bits
- $1 =$ qualify 24 bits

## **Bit 3: Sync Criterion (SYNCC)**

**In D4 Framing Mode:**

 $0 =$  search for Ft pattern, then search for Fs pattern

 $1 = \text{cross-couple}$  Ft and Fs pattern

#### **In ESF Framing Mode:**

 $0 =$  search for FPS pattern only

 $1 =$  search for FPS and verify with CRC6

## **Bits 4 and 5: Out-of-Frame Select Bits (OOF2, OOF1)**



## **Bit 6: Auto Resync Criterion (ARC)**

0 = resync on OOF or RLOS event

 $1 =$  resync on OOF only

#### **Bit 7: Unused, must be set = 0 for proper operation.**





## **Bit 0: Receive Side D4 Yellow Alarm Select (RD4YM)**

 $0 =$ zeros in bit 2 of all channels

1 = a one in the S-bit position of frame 12 (J1 Yellow Alarm Mode)

#### **Bit 1: Receive Japanese CRC6 Enable (RJC)**

 $0 =$  use ANSI/AT&T/ITU CRC6 calculation (normal operation)

 $1 =$  use Japanese standard JT-G704 CRC6 calculation

#### **Bits 2, 3, 4, 6, 7: Unused, must be set = 0 for proper operation.**

#### **Bit 5: Receive B8ZS Enable (RB8ZS)**

 $0 = B8ZS$  disabled

1 = B8ZS enabled





### **Bit 0:Transmit Yellow Alarm (TYEL)**

 $0 =$  do not transmit yellow alarm

 $1 =$  transmit yellow alarm

#### **Bits 1 to 4: Unused, must be set = 0 for proper operation.**

#### **Bit 5: Transmit CRC Pass-Through (TCPT)**

 $0 =$  source CRC6 bits internally

 $1 = CRC6$  bits sampled at TSER during F-bit time

### **Bit 6: Transmit F-Bit Pass-Through (TFPT)**

- $0 = F$  bits sourced internally
- $1 = F$  bits sampled at TSER

#### **Bit 7: Transmit Japanese CRC6 Enable (TJC)**

 $0 =$  use ANSI/AT&T/ITU CRC6 calculation (normal operation)

 $1 =$  use Japanese standard JT-G704 CRC6 calculation





### **Bit 0: Transmit-Side Bit 7 Zero-Suppression Enable (TB7ZS)**

 $0 =$  no stuffing occurs

 $1 = bit 7$  forced to a 1 in channels with all 0s

#### **Bits 1 and 5: Unused, must be set = 0 for proper operation.**

#### **Bit 2: Transmit-Side D4 Yellow Alarm Select (TD4YM)**

 $0 = 0$ s in bit 2 of all channels

 $1 = a 1$  in the S-bit position of frame 12

**Bit 3: F-Bit Corruption Type 1 (FBCT1).** A low-to-high transition of this bit causes the next three consecutive Ft (D4 framing mode) or FPS (ESF framing mode) bits to be corrupted causing the remote end to experience a loss of frame (loss of synchronization).

**Bit 4: F-Bit Corruption Type 2 (FBCT2).** Setting this bit high enables the corruption of one Ft (D4 framing mode) or FPS (ESF framing mode) bit in every 128 Ft or FPS bits as long as the bit remains set.

**Bit 6: Transmit Fs-Bit Insertion Enable (TFSE).** Only set this bit to a 1 in D4 framing applications. Must be set to 1 to source the Fs pattern from the TFDL register. In all other modes this bit must be set  $= 0$ .

 $0 = Fs-bit insertion disabled$ 

 $1 = Fs-bit insertion enabled$ 

### **Bit 7: Transmit B8ZS Enable (TB8ZS)**

 $0 = B8ZS$  disabled

 $1 = B8ZS$  enabled



**Bits 0, 2, 5, 6, 7: Unused, must be set = 0 for proper operation.** 

**Bit 1: Pulse-Density Enforcer Enable (PDE).** The framer always examines the transmit and receive data streams for violations of these, which are required by ANSI T1.403. No more than 15 consecutive zeros and at least N ones in each and every time window of 8 x (N + 1) bits, where N = 1 through 23. When this bit is set to one, the DS26504 forces the transmitted stream to meet this requirement no matter the content of the transmitted stream. When running B8ZS, this bit should be set to zero, as B8ZS encoded data streams cannot violate the pulse-density requirements.

 $0 =$  disable transmit pulse-density enforcer

 $1$  = enable transmit pulse-density enforcer

**Bit 3: Transmit AIS-CI Enable (TAIS-CI).** Setting this bit causes the AIS-CI code to be transmitted from the framer to the LIU, as defined in ANSI T1.403.

 $0 =$  do not transmit the AIS-CI code

 $1 =$  transmit the AIS-CI code

**Bit 4: Transmit RAI-CI Enable (TRAI-CI).** Setting this bit causes the ESF RAI-CI code to be transmitted in the FDL bit position.

 $0 =$  do not transmit the ESF RAI-CI code

 $1 =$  transmit the ESF RAI-CI code



## **Table 8-1. T1 Alarm Criterion**

**Note 1:** The definition of Blue Alarm (or Alarm Indication Signal) is an unframed, all-ones signal. Blue Alarm detectors should be able to operate properly in the presence of a 10E-3 error rate, and they should not falsely trigger on a framed, all-ones signal. The Blue Alarm criterion in the DS26504 has been set to achieve this performance.

## **9. E1 FRAMER/FORMATTER CONTROL REGISTERS**

The E1 framer portion of the DS26504 is configured via a set of two control registers. Typically, the control registers are only accessed when the system is first powered up. Once the DS26504 has been initialized, the control registers only need to be accessed when there is a change in the system configuration. There is one receive control register (E1RCR) and one transmit control register (E1TCR). There are also two information registers and a status register, as well as an interrupt mask register. Each of these registers is described in this section.

## **9.1 E1 Control Registers**





**Bit 0: Resync (RESYNC).** When toggled from low to high, a resync is initiated. Must be cleared and set again for a subsequent resync.

## **Bit 1: Sync Enable (SYNCE)**

 $0 =$  auto resync enabled

 $1 =$ auto resync disabled

## **Bit 2: Frame Resync Criterion (FRC)**

 $0 =$  resync if FAS received in error three consecutive times

1 = resync if FAS or bit 2 of non-FAS is received in error three consecutive times

## **Bits 3, 4, 7: Unused, must be set = 0 for proper operation.**

## **Bit 5: Receive HDB3 Enable (RHDB3)**

 $0 = HDB3$  disabled

 $1 = HDB3$  enabled

## **Bit 6: Receive Loss-of-Signal Alternate Criterion (RLOSA).** Defines the criterion for a Receive Loss-of-Signal condition.

 $0 = RLOS$  declared upon 255 consecutive zeros (125 $\mu$ s)

 $1 = RLOS$  declared upon 2048 consecutive zeros (1ms)



# **Table 9-1. E1 Sync/Resync Criterion**





## **Bit 0: Automatic AIS Generation (AAIS)**

 $0 =$  disabled

 $1 =$ enabled

#### **Bit 1: Transmit HDB3 Enable (THDB3)**

 $0 = HDB3$  disabled

1 = HDB3 enabled

### **Bit 2: Transmit Unframed All Ones (TUA1)**

 $0 =$  transmit data normally

 $1 =$  transmit an unframed all-ones code to LIU

#### **Bit 3: Automatic E-Bit Enable (AEBE)**

 $0 = E$  bits not automatically set in the transmit direction

 $1 = E$  bits automatically set in the transmit direction

### **Bit 4: Transmit International Bit Select (TsiS)**

 $0 =$ sample Si bits at TSER pin

1 = source Si bits from TAF and TNAF registers (in this mode, E1TCR1.7 must be set to 0)

## **Bit 5: Automatic Remote Alarm Generation (ARA)**

 $0 =$  disabled

 $1 =$ enabled

#### **Bit 6:Unused, must be set = 0 for proper operation.**

## **Bit 7: Transmit Time Slot 0 Pass-Through (TFPT)**

0 = FAS bits/Sa bits/remote alarm sourced internally from the TAF and TNAF registers

1 = FAS bits/Sa bits/remote alarm sourced from TSER

## **9.2 E1 Information Registers**





**Bit 0: CAS Resync Criterion Met Event (CASRC).** Set when two consecutive CAS MF alignment words are received in error.

**Bit 1: FAS Resync Criterion Met Event (FASRC).** Set when three consecutive FAS words are received in error.

**Bit 2: CRC Resync Criterion Met Event (CRCRC).** Set when 915/1000 codewords are received in error.

**Bits 3 to 7: Unused**



**Bit 0: CRC4 MF Sync Active (CRC4SA).** Set while the synchronizer is searching for the CRC4 MF alignment word.

**Bit 1: CAS MF Sync Active (CASSA).** Set while the synchronizer is searching for the CAS MF alignment word.

**Bit 2: FAS Sync Active (FASSA).** Set while the synchronizer is searching for alignment at the FAS level.

**Bits 3 to 7: CRC4 Sync Counter Bits (CSC0, CSC2 to CSC5).** The CRC4 sync counter increments each time the 8ms-CRC4 multiframe search times out. The counter is cleared when the framer has successfully obtained synchronization at the CRC4 level. The counter can also be cleared by disabling CRC4 mode. This counter is useful for determining the amount of time the framer has been searching for synchronization at the CRC4 level. ITU G.706 suggests that if synchronization at the CRC4 level cannot be obtained within 400ms, then the search should be abandoned and proper action taken. The CRC4 sync counter will roll over. CSC0 is the LSB of the 6-bit counter. (**Note:** The second LSB, CSC1, is not accessible. CSC1 is omitted to allow resolution to >400ms using 5 bits.)



## **Table 9-2. E1 Alarm Criterion**





**Bits 0 to 3: Chip Revision Bits (ID0 to ID3).** The lower four bits of the IDR are used to display the die revision of the chip. ID0 is the LSB of a decimal code that represents the chip revision.

**Bits 4 to 7: Device ID (ID4 to ID7).** The upper four bits of the IDR are used to display the DS26504 ID. The DS26504 ID is 0010.

 $DS26502 = 0000$  $DS26503 = 0001$  $DS26504 = 0010$ 



**Bit 0: Receive Loss-of-Frame Condition (RLOF).** Set when the DS26504 is not synchronized to the received data stream.

**Bit 1: Receive Loss-of-Signal Condition (RLOS).** Set when 255 (or 2048 if E1RCR.6 = 1) E1 mode or 192 T1 mode consecutive zeros have been detected. In 6312kHz Synchronization Interface Mode, this bit will be set when the signal received is out of range as defined by the G.703 Appendix II specification.

**Bit 2: Receive Alarm Indication Signal (T1= Blue Alarm, E1= AIS) Condition (RAIS).** Set when an unframed all-ones code is received.

**Bit 3: Receive Yellow Alarm Condition (RYEL) (T1 only).** Set when a yellow alarm is received.

**Bit 4: Receive Loss-of-Frame Clear Event (RLOFC).** Set when the framer achieves synchronization; will remain set until read.

**Bit 5: Receive Loss-of-Signal Clear Event (RLOSC).** Set when loss-of-signal condition is no longer detected.

**Bit 6: Receive Alarm Indication Signal Clear Event (RAISC).** Set when the unframed all-ones condition is no longer detected.

**Bit 7: Receive Yellow Alarm Clear Event (RYELC) (T1 only).** Set when the yellow alarm condition is no longer detected.





### **Bit 0: Receive Loss-of-Frame Condition (RLOF)**

 $0 =$  interrupt masked

 $1 =$  interrupt enabled–interrupts on rising edge only

#### **Bit 1: Receive Loss-of-Signal Condition (RLOS)**

 $0 =$  interrupt masked

 $1 =$  interrupt enabled–interrupts on rising edge only

#### **Bit 2: Receive Alarm Indication Signal Condition (RAIS)**

 $0 =$  interrupt masked

 $1 =$  interrupt enabled–interrupts on rising edge only

#### **Bit 3: Receive Yellow Alarm Condition (RYEL)**

 $0 =$  interrupt masked

 $1 =$  interrupt enabled–interrupts on rising edge only

### **Bit 4: Receive Loss-of-Frame Clear Event (RLOFC)**

- $0 =$  interrupt masked
- $1$  = interrupt enabled

#### **Bit 5: Receive Loss-of-Signal Condition Clear (RLOSC)**

- $0 =$  interrupt masked
- $1 =$  interrupt enabled

#### **Bit 6: Receive Alarm Indication Signal Clear Event (RAISC)**

- $0 =$  interrupt masked
- $1$  = interrupt enabled

### **Bit 7: Receive Yellow Alarm Clear Event (RYELC)**

- $0 =$  interrupt masked
- $1$  = interrupt enabled

## **10. I/O PIN CONFIGURATION OPTIONS**





### **Bit 0: Output Data Format (ODF)**

0 = bipolar data at TPOS and TNEG

 $1 = NRZ$  data at TPOS; TNEG = 0

**Bit 1: TS\_8K\_4 I/O Select (TSIO).** This bit determines whether the TS\_8K\_4 pin is an input or and output. See [Table 10-1](#page-53-0).  $0 = TS$  8K 4 is an input

 $1 = TS$  8K 4 is an output

**Bit 2: TS\_8K\_4 Mode Select (TSM).** In T1 or E1 operation, selects frame or multiframe mode for the TS\_8K\_4 pin. In 6312kHz or 64KCC mode, this bit should be set  $= 0$ . See [Table 10-1](#page-53-0).

 $0 =$  frame mode

 $1 =$  multiframe mode

**Bit 3: Composite Clock Sync Mode\_Transmit Signaling Double-Wide Sync (CSM\_TSDW).** In 64kHz Composite Clock mode, this bit determines whether the TS\_8K\_4 pin is an 8kHz or a 400Hz reference input (TS\_8K\_4 pin in input mode, IOCR1 = 0), or an 8kHz or 400Hz reference output (TS\_8K\_4 pin in output mode, IOCR1 = 1). In T1 mode, setting this bit = 1 and setting TSIO = 1 will cause the sync pulse output on TS\_8K\_4 to be two clocks wide during signaling frames. In E1 or 6312kHz mode, this bit should be set  $= 0$ . See [Table 10-1](#page-53-0).

 $0 = (CC64K)$  8kHz reference, (T1) normal sync pulses

 $1 = (CC64K)$  400Hz reference, (T1) double-wide sync pulses during signaling frames

**Bit 4: RLOF\_CCE Output Function (RLOFF).** In T1 or E1 receive mode, this bit determines the function of the RLOF CCE pin. In 64KCC or 6312kHz receive mode, this bit should be set = 0.

 $0 =$  receive loss of frame (RLOF)

 $1 =$ loss-of-transmit clock (LOTC)

**Bit 5: RS 8K Mode Select 1(RSMS1).** In T1 or E1 receive mode, this bit selects a frame or multiframe output pulse at RS 8K pin. IOCR.6 may be used to select other functions for the RS 8K pin.

 $0 =$  frame mode

 $1 =$  multiframe mode

**Bit 6: RS\_8K Mode Select 2 (RSMS2).** In T1 and E1 receive mode, this bit along with IOCR.5 selects the function of the RS\_8K pin.

T1 Mode: (when IOCR.5 set  $= 0$ )

 $0 =$  do not pulse double-wide in signaling frames

- $1 =$  do pulse double-wide in signaling frames
- E1 Mode: (when IOCR.5 set  $= 1$ )
	- $0 = RS$  8K outputs CAS multiframe boundaries
	- $1 = RS$  8K outputs CRC4 multiframe boundaries

**Bit 7: G.703 Timing Enable (G703TE).** Setting this bit causes the 8kHz and 400Hz outputs to have timing relationships to the 64kHz composite clock signal as specified in G.703. This bit allows backward compatibility with earlier devices in the DS2650x family. **Note: This applies to 64KCC modes only.** 

 $0 =$  legacy timing mode

 $1 = G.703$  timing mode

<span id="page-53-0"></span>

## **Table 10-1. TS\_8K\_4 Pin Functions**

## **Table 10-2. RLOF\_CCE Pin Functions**







**Bit 0: Receive Payload Clock Output Enable (RPCOE).** Setting this bit enables a gapped receive clock at the RCLK pin. In E1 mode, the clock is gapped during TS0 and TS16. In T1 mode, the clock is gapped during the F-Bit. **Note: This function is only available in T1 or E1 mode.**

**Bit 1: Transmit Payload Clock Output Enable (TPCOE).** Setting this bit enables a gapped transmit clock at the TCLKO pin. In E1 mode, the clock is gapped during TS0 and TS16. In T1 mode, the clock is gapped during the F-Bit. **Note: This function is only available in T1 or E1 mode.** 

**Bits 2 and 3: Unused, must be set = 0 for proper operation.**

**Bit 4: TS\_8K\_4 Invert (TS\_8K\_4INV)** 

 $\overline{0}$  = no inversion

 $1 =$  invert

#### **Bit 5: RS\_8K Invert (RS\_8KINV)**

 $0 = no$  inversion

- $1 =$  invert
- **Bit 6: TCLK Invert (TCLKINV)**

 $0 = no$  inversion

 $1 =$  invert

#### **Bit 7: RCLK Invert (RCLKINV)**

 $0 = no$  inversion

 $1 =$  invert

## **11. T1 SYNCHRONIZATION STATUS MESSAGE**

The DS26504 has a BOC controller to handle SSM services in T1 mode.



## **Table 11-1. T1 SSM Messages**

## **11.1 T1 Bit-Oriented Code (BOC) Controller**

The DS26504 contains a BOC generator on the transmit side and a BOC detector on the receive side. The BOC function is available only in T1 mode. In typical BITS applications, the BOC controller would be used to transmit and receive Synchronization Status Messages in T1 mode over the data link.

## **11.2 Transmit BOC**

Bits 0 through 5 in the TFDL register contain the BOC or synchronization status message to be transmitted. Setting  $BOCC.0 = 1$  causes the transmit BOC controller to immediately begin inserting the BOC sequence into the FDL bit position. The transmit BOC controller automatically provides the abort sequence. BOC messages will be transmitted as long as BOCC.0 is set. TFSE (T1TCR2.6) must be set  $=$ 0 when using the transmit BOC function.

To transmit a BOC, use the following:

- 1) Write 6-bit code into the TFDL register.
- 2) Set SBOC bit in BOCC register  $= 1$ .

## **11.3 Receive BOC**

The receive BOC function is enabled by setting  $BOCC.4 = 1$ . The RFDL register will now operate as the receive BOC message and information register. The lower six bits of the RFDL register (BOC message bits) are preset to all ones. When the BOC bits change state, the BOC change of state indicator, SR3.0, alerts the host. The host then reads the RFDL register to get the BOC message. A change of state occurs when either a new BOC code has been present for time determined by the receive BOC filter bits, RBF0 and RBF1, in the BOCC register.

To receive a BOC, use the following:

- 1) Set integration time via BOCC.1 and BOCC.2.
- 2) Enable the receive BOC function (BOCC. $4 = 1$ ).
- 3) Enable interrupt (IMR3.0 = 1).
- 4) Wait for interrupt to occur.
- 5) Read the RFDL register.
- 6) The lower six bits of the RFDL register is the message.



**Bit 0: Send BOC (SBOC).** Set = 1 to transmit the BOC code placed in bits 0 to 5 of the TFDL register.

**Bits 1 and 2: Receive BOC Filter Bits (RBF0, RBF1).** The BOC filter sets the number of consecutive patterns that must be received without error prior to an indication of a valid message.



**Bit 3: Receive BOC Reset (RBR).** A zero-to-one transition resets the BOC circuitry. Must be cleared and set again for a subsequent reset.

**Bit 4: Receive BOC Enable (RBOCE).** Enables the receive BOC function. The RFDL register reports the received BOC code.

 $0 =$  receive BOC function disabled

1 = receive BOC function enabled. The RFDL register reports BOC messages.

**Bits 5, 6, 7: Unused, must be set = 0 for proper operation.** 





**Bit 0: BOC Bit 0 (RBOC0)**

**Bit 1: BOC Bit 1 (RBOC1)**

**Bit 2: BOC Bit 2 (RBOC2)** 

**Bit 3: BOC Bit 3 (RBOC3)** 

**Bit 4: BOC Bit 4 (RBOC4)** 

**Bit 5: BOC Bit 5 (RBOC5)**

**Bits 6 and 7: This bit position is unused when BOCC.4 = 1.**





**Bit 0: Receive FDL Match Bit 0 (RFDLM0).** LSB of the FDL Match Code.

**Bit 1: Receive FDL Match Bit 1 (RFDLM1)** 

**Bit 2: Receive FDL Match Bit 2 (RFDLM2)** 

**Bit 3: Receive FDL Match Bit 3 (RFDLM3)** 

**Bit 4: Receive FDL Match Bit 4 (RFDLM4)** 

**Bit 5: Receive FDL Match Bit 5 (RFDLM5)** 

**Bit 6: Receive FDL Match Bit 6 (RFDLM6)** 

**Bit 7: Receive FDL Match Bit 7 (RFDLM7).** MSB of the FDL Match Code.



**Bit 0: Receive BOC Detector Change-of-State Event (RBOC).** Set whenever the BOC detector sees a change of state to a valid BOC. The setting of this bit prompts the user to read the RFDL register.

**Bit 1: Receive FDL Match Event (RMTCH).** Set whenever the contents of the RFDL register matches RFDLM1 or RFDLM2.

**Bit 2: TFDL Register Empty Event (TFDLE).** Set when the transmit FDL buffer (TFDL) empties.

**Bit 3: RFDL Register Full Event (RFDLF).** Set when the receive FDL buffer (RFDL) fills to capacity.

**Bit 4: RFDL Abort Detect Event (RFDLAD).** Set when eight consecutive ones are received on the FDL.

**Bit 5: BOC Clear Event (BOCC).** Set when 30 FDL bits occur without an abort sequence.

**Bit 6: Loss-of-Transmit Clock Event (LOTC).** Set when the signal at the TCLK pin has not transitioned for approximately 15 periods of the scaled MCLK.

**Bit 7: Unused**





### **Bit 0: Receive BOC Detector Change-of-State Event (RBOC)**

 $0 =$  interrupt masked

 $1$  = interrupt enabled

#### **Bit 1: Receive FDL Match Event (RMTCH)**

- $0 =$  interrupt masked
- 1 = interrupt enabled

#### **Bit 2: TFDL Register Empty Event (TFDLE)**

- $0 =$  interrupt masked
- $1 =$  interrupt enabled

### **Bit 3: RFDL Register Full Event (RFDLF)**

- $0 =$  interrupt masked
- $1 =$  interrupt enabled

## **Bit 4: RFDL Abort Detect Event (RFDLAD)**

- $0 =$  interrupt masked
- $1$  = interrupt enabled

#### **Bit 5: BOC Clear Event (BOCC)**

- $0 =$  interrupt masked
- $1$  = interrupt enabled

## **Bit 6: Loss-of-Transmit Clock Event (LOTC)**

- $0 =$  interrupt masked
- $1 =$  interrupt enabled

#### **Bit 7: Unused, must be set = 0 for proper operation.**



**Bit 0: Receive Align Frame Event (RAF).** (E1 only) Set every 250µs at the beginning of align frames. Used to alert the host that Si and Sa bits are available in the RAF and RNAF registers.

**Bit 1: Receive CRC4 Multiframe Event (RCMF).** (E1 only) Set on CRC4 multiframe boundaries; will continue to be set every 2ms on an arbitrary boundary if CRC4 is disabled.

#### **Bit 2: Receive Multiframe Event (RMF)**

E1 Mode: Set every 2ms (regardless if CAS signaling is enabled or not) on receive multiframe boundaries. Used to alert the host that signaling data is available.

T1 Mode: Set every 1.5ms on D4 MF boundaries or every 3ms on ESF MF boundaries.

**Bit 3: Transmit Align Frame Event (TAF).** (E1 only) Set every 250µs at the beginning of align frames. Used to alert the host that the TAF and TNAF registers need to be updated.

#### **Bit 4: Transmit Multiframe Event (TMF)**

E1 Mode: Set every 2ms (regardless if CRC4 is enabled) on transmit multiframe boundaries. Used to alert the host that signaling data needs to be updated.

T1 Mode: Set every 1.5ms on D4 MF boundaries or every 3ms on ESF MF boundaries.

**Bit 5: Receive Signaling All Zeros Event (RSA0).** (E1 only) Set when over a full MF, time slot 16 contains all zeros.

**Bit 6: Receive Signaling All Ones Event (RSA1).** (E1 only) Set when the contents of time slot 16 contains fewer than three zeros over 16 consecutive frames. This alarm is not disabled in the CCS signaling mode.

### **Bit 7: Unused**





### **Bit 0: Receive Align Frame Event (RAF)**

 $0 =$  interrupt masked

 $1$  = interrupt enabled

#### **Bit 1: Receive CRC4 Multiframe Event (RCMF)**

- $0 =$  interrupt masked
- $1$  = interrupt enabled

#### **Bit 2: Receive Multiframe Event (RMF)**

- $0 =$  interrupt masked
- $1$  = interrupt enabled

### **Bit 3: Transmit Align Frame Event (TAF)**

- $0 =$  interrupt masked
- $1$  = interrupt enabled

### **Bit 4: Transmit Multiframe Event (TMF)**

- $0 =$  interrupt masked
- $1$  = interrupt enabled

#### **Bit 5: Receive Signaling All-Zeros Event (RSA0)**

- $0 =$  interrupt masked
- $1$  = interrupt enabled

#### **Bit 6: Receive Signaling All-Ones Event (RSA1)**

- $0 =$  interrupt masked
- $1$  = interrupt enabled

#### **Bit 7: Unused, must be set = 0 for proper operation.**



*Note: Also used to insert Fs framing pattern in D4 framing mode.* 

The transmit FDL register (TFDL) contains the FDL information that is to be inserted on a byte-basis into the outgoing T1 data stream. The LSB is transmitted first.

**Bit 0: Transmit FDL Bit 0 (TFDL0).** LSB of the transmit FDL code.

**Bit 1: Transmit FDL Bit 1 (TFDL1)** 

**Bit 2: Transmit FDL Bit 2 (TFDL2)** 

**Bit 3: Transmit FDL Bit 3 (TFDL3)** 

**Bit 4: Transmit FDL Bit 4 (TFDL4)** 

**Bit 5: Transmit FDL Bit 5 (TFDL5)** 

**Bit 6: Transmit FDL Bit 6 (TFDL6)** 

**Bit 7: Transmit FDL Bit 7 (TFDL7).** MSB of the transmit FDL code.

## **12. E1 SYNCHRONIZATION STATUS MESSAGE**

The DS26504 provides access to both the transmit and receive Sa/Si bits. In E1, the Sa bits are used to transmit and receive the SSM. The primary method to access the Sa (and Si) bits is based on CRC4 multiframe access. An alternate method is based on double-frame access. The DS26504 provides an interrupt on a change of state for the Sa-bit-based messages.

<b>QUALITY</b> <b>LEVEL</b>	<b>DESCRIPTION</b>	Sa BIT <b>MESSAGE</b>
$\theta$	Quality unknown (existing sync network)	0000
	Reserved	0001
$\overline{2}$	Rec. G.811 (Traceable to PRS)	0010
3	Reserved	0011
4	SSU-A (Traceable to SSU type A, see G.812)	0100
5	Reserved	0101
6	Reserved	0110
7	Reserved	0111
8	SSU-B (Traceable to SSU type B, see G.812)	1000
9	Reserved	1001
10	Reserved	1010
11	<b>Synchronous Equipment Timing Source</b>	1011
12	Reserved	1100
13	Reserved	1101
14	Reserved	1110
15	Do not use for synchronization	1111

**Table 12-1. E1 SSM Messages** 

In E1 operation, SSMs are transmitted using one of the Sa bits—Sa4, Sa5, Sa6, Sa7, or Sa8. The SSM is transmitted MSB first in the first frame of the multiframe. Each multiframe will contain two SSMs, one in each sub-multiframe. An SSM is declared valid when the message in three sub-multiframes are alike.

## **12.1 Sa/Si Bit Access Based on CRC4 Multiframe**

On the receive side, there is a set of eight registers (RsiAF, RSiNAF, RRA, Rsa4 to Rsa8) that report the Si and Sa bits as they are received. These registers are updated on CRC4 multiframes. A bit in Status Register 4 (SR4.1) indicates the multiframe boundary. The host can use the SR4.1 bit to know when to read these registers. The user has 2ms to retrieve the data before it is lost. The MSB of each register is the first received. See the following register descriptions for more details.

On the transmit side, there is also a set of eight registers (TsiAF, TSiNAF, TRA, Tsa4 to Tsa8) that, via the transmit Sa bit control register (TsaCR), can be programmed to insert both Si and Sa data. Data is sampled from these registers with the setting of the transmit multiframe bit in status register 2 (SR4.4). The host can use the SR4.4 bit to know when to update these registers. It has 2ms to update the data or else the old data will be retransmitted. The MSB of each register is the first bit transmitted. See the following register descriptions for details.

## **12.1.1 Sa Bit Change of State**

The DS26504 can provide an interrupt whenever one of the multiframe based Sa bit patterns changes. Using the SR5 and IMR5 registers, the user can enable interrupts on a change of state for Sa4, Sa5, Sa6, Sa7 and Sa8 multiframe bit patterns. This function is useful for monitoring the Sa6-based SSM message.



**Bit 0: Sa4 Change of State (Sa4COS).** Set when any Sa4 bit in the 16-frame multiframe has changed state. **Bit 1: Sa5 Change of State (Sa5COS).** Set when any Sa5 bit in the 16-frame multiframe has changed state. **Bit 2: Sa6 Change of State (Sa6COS).** Set when any Sa6 bit in the 16-frame multiframe has changed state. **Bit 3: Sa7 Change of State (Sa7COS).** Set when any Sa7 bit in the 16-frame multiframe has changed state. **Bit 4: Sa8 Change of State (Sa8COS).** Set when any Sa8 bit in the 16-frame multiframe has changed state. **Bits 5, 6, 7: Unused** 





## **Bit 0: Sa4 Change of State (Sa4COS)**

 $0 =$  interrupt masked

 $1 =$  interrupt enabled

### **Bit 1: Sa5 Change of State (Sa5COS)**

- $0 =$  interrupt masked
- $1$  = interrupt enabled

## **Bit 2: Sa6 Change of State (Sa6COS)**

- $0 =$  interrupt masked
- $1$  = interrupt enabled

## **Bit 3: Sa7 Change of State (Sa7COS)**

- $0 =$  interrupt masked
- $1$  = interrupt enabled

## **Bit 4: Sa8 Change of State (Sa8COS)**

- $0 =$  interrupt masked
- $1$  = interrupt enabled

## **Bits 5, 6, 7: Unused, must be set = 0 for proper operation.**





**Bit 0: Si Bit of Frame 14(SiF14)** 

**Bit 1: Si Bit of Frame 12(SiF12)** 

**Bit 2: Si Bit of Frame 10(SiF10)** 

**Bit 3: Si Bit of Frame 8(SiF8)** 

**Bit 4: Si Bit of Frame 6(SiF6)** 

**Bit 5: Si Bit of Frame 4(SiF4)** 

**Bit 6: Si Bit of Frame 2(SiF2)** 

**Bit 7: Si Bit of Frame 0(SiF0)** 





**Bit 0: Si Bit of Frame 15(SiF15)** 

**Bit 1: Si Bit of Frame 13(SiF13)** 

**Bit 2: Si Bit of Frame 11(SiF11)** 

**Bit 3: Si Bit of Frame 9(SiF9)** 

**Bit 4: Si Bit of Frame 7(SiF7)** 

**Bit 5: Si Bit of Frame 5(SiF5)** 

**Bit 6: Si Bit of Frame 3(SiF3)** 

**Bit 7: Si Bit of Frame 1(SiF1)**





**Bit 0: Remote Alarm Bit of Frame 15(RRAF15)** 

**Bit 1: Remote Alarm Bit of Frame 13(RRAF13)** 

**Bit 2: Remote Alarm Bit of Frame 11(RRAF11)** 

**Bit 3: Remote Alarm Bit of Frame 9(RRAF9)** 

**Bit 4: Remote Alarm Bit of Frame 7(RRAF7)** 

**Bit 5: Remote Alarm Bit of Frame 5(RRAF5)** 

**Bit 6: Remote Alarm Bit of Frame 3(RRAF3)** 

**Bit 7: Remote Alarm Bit of Frame 1(RRAF1)** 





**Bit 0: Sa4 Bit of Frame 15(Rsa4F15)** 

**Bit 1: Sa4 Bit of Frame 13(Rsa4F13)** 

**Bit 2: Sa4 Bit of Frame 11(Rsa4F11)** 

**Bit 3: Sa4 Bit of Frame 9(Rsa4F9)** 

**Bit 4: Sa4 Bit of Frame 7(Rsa4F7)** 

**Bit 5: Sa4 Bit of Frame 5(Rsa4F5)** 

**Bit 6: Sa4 Bit of Frame 3(Rsa4F3)** 

**Bit 7: Sa4 Bit of Frame 1(Rsa4F1)** 





**Bit 0: Sa5 Bit of Frame 15(Rsa5F15)** 

**Bit 1: Sa5 Bit of Frame 13(Rsa5F13)** 

**Bit 2: Sa5 Bit of Frame 11(Rsa5F11)** 

**Bit 3: Sa5 Bit of Frame 9(Rsa5F9)** 

**Bit 4: Sa5 Bit of Frame 7(Rsa5F7)** 

**Bit 5: Sa5 Bit of Frame 5(Rsa5F5)** 

**Bit 6: Sa5 Bit of Frame 3(Rsa5F3)** 

**Bit 7: Sa5 Bit of Frame 1(Rsa5F1)**





**Bit 0: Sa6 Bit of Frame 15(Rsa6F15)** 

**Bit 1: Sa6 Bit of Frame 13(Rsa6F13)** 

**Bit 2: Sa6 Bit of Frame 11(Rsa6F11)** 

**Bit 3: Sa6 Bit of Frame 9(Rsa6F9)** 

**Bit 4: Sa6 Bit of Frame 7(Rsa6F7)** 

**Bit 5: Sa6 Bit of Frame 5(Rsa6F5)** 

**Bit 6: Sa6 Bit of Frame 3(Rsa6F3)** 

**Bit 7: Sa6 Bit of Frame 1(Rsa6F1)**





**Bit 0: Sa7 Bit of Frame 15(Rsa7F15)** 

**Bit 1: Sa7 Bit of Frame 13(Rsa7F13)** 

**Bit 2: Sa7 Bit of Frame 11(Rsa7F11)** 

**Bit 3: Sa7 Bit of Frame 9(Rsa7F9)** 

**Bit 4: Sa7 Bit of Frame 7(Rsa7F7)** 

**Bit 5: Sa7 Bit of Frame 5(Rsa7F5)** 

**Bit 6: Sa7 Bit of Frame 3(Rsa7F3)** 

**Bit 7: Sa7 Bit of Frame 1(Rsa4F1)** 





**Bit 0: Sa8 Bit of Frame 15(Rsa8F15)** 

**Bit 1: Sa8 Bit of Frame 13(Rsa8F13)** 

**Bit 2: Sa8 Bit of Frame 11(Rsa8F11)** 

**Bit 3: Sa8 Bit of Frame 9(Rsa8F9)** 

**Bit 4: Sa8 Bit of Frame 7(Rsa8F7)** 

**Bit 5: Sa8 Bit of Frame 5(Rsa8F5)** 

**Bit 6: Sa8 Bit of Frame 3(Rsa8F3)** 

**Bit 7: Sa8 Bit of Frame 1(Rsa8F1)**





**Bit 0: Si Bit of Frame 14(TsiF14)** 

**Bit 1: Si Bit of Frame 12(TsiF12)** 

**Bit 2: Si Bit of Frame 10(TsiF10)** 

**Bit 3: Si Bit of Frame 8(TsiF8)** 

**Bit 4: Si Bit of Frame 6(TsiF6)** 

**Bit 5: Si Bit of Frame 4(TsiF4)** 

**Bit 6: Si Bit of Frame 2(TsiF2)** 

#### **Bit 7: Si Bit of Frame 0(TsiF0)**





**Bit 0: Si Bit of Frame 15(TsiF15)** 

**Bit 1: Si Bit of Frame 13(TsiF13)** 

**Bit 2: Si Bit of Frame 11(TsiF11)** 

**Bit 3: Si Bit of Frame 9(TsiF9)** 

**Bit 4: Si Bit of Frame 7(TsiF7)** 

**Bit 5: Si Bit of Frame 5(TsiF5)** 

**Bit 6: Si Bit of Frame 3(TsiF3)** 

**Bit 7: Si Bit of Frame 1(TsiF1)**




#### **Bit 0: Remote Alarm Bit of Frame 15(TRAF15)**

**Bit 1: Remote Alarm Bit of Frame 13(TRAF13)** 

**Bit 2: Remote Alarm Bit of Frame 11(TRAF11)** 

**Bit 3: Remote Alarm Bit of Frame 9(TRAF9)** 

**Bit 4: Remote Alarm Bit of Frame 7(TRAF7)** 

**Bit 5: Remote Alarm Bit of Frame 5(TRAF5)** 

**Bit 6: Remote Alarm Bit of Frame 3(TRAF3)**

#### **Bit 7: Remote Alarm Bit of Frame 1(TRAF1)**





**Bit 0: Sa4 Bit of Frame 15(Tsa4F15)** 

**Bit 1: Sa4 Bit of Frame 13(Tsa4F13)** 

**Bit 2: Sa4 Bit of Frame 11(Tsa4F11)** 

**Bit 3: Sa4 Bit of Frame 9(Tsa4F9)** 

**Bit 4: Sa4 Bit of Frame 7(Tsa4F7)** 

**Bit 5: Sa4 Bit of Frame 5(Tsa4F5)** 

**Bit 6: Sa4 Bit of Frame 3(Tsa4F3)** 

**Bit 7: Sa4 Bit of Frame 1(Tsa4F1)** 





**Bit 0: Sa5 Bit of Frame 15(Tsa5F15)** 

**Bit 1: Sa5 Bit of Frame 13(Tsa5F13)** 

**Bit 2: Sa5 Bit of Frame 11(Tsa5F11)** 

**Bit 3: Sa5 Bit of Frame 9(Tsa5F9)** 

**Bit 4: Sa5 Bit of Frame 7(Tsa5F7)** 

**Bit 5: Sa5 Bit of Frame 5(Tsa5F5)** 

**Bit 6: Sa5 Bit of Frame 3(Tsa5F3)** 

**Bit 7: Sa5 Bit of Frame 1(Tsa5F1)** 





**Bit 0: Sa6 Bit of Frame 15(Tsa6F15)** 

**Bit 1: Sa6 Bit of Frame 13(Tsa6F13)** 

**Bit 2: Sa6 Bit of Frame 11(Tsa6F11)** 

**Bit 3: Sa6 Bit of Frame 9(Tsa6F9)** 

**Bit 4: Sa6 Bit of Frame 7(Tsa6F7)** 

**Bit 5: Sa6 Bit of Frame 5(Tsa6F5)** 

**Bit 6: Sa6 Bit of Frame 3(Tsa6F3)** 

**Bit 7: Sa6 Bit of Frame 1(Tsa6F1)**

Register Name: **Tsa7**<br>Register Description: **Transmit Sa7 Bits Register Description:** Register Address: **48h**



**Bit 0: Sa7 Bit of Frame 15(Tsa7F15)** 

**Bit 1: Sa7 Bit of Frame 13(Tsa7F13)** 

**Bit 2: Sa7 Bit of Frame 11(Tsa7F11)** 

**Bit 3: Sa7 Bit of Frame 9(Tsa7F9)** 

**Bit 4: Sa7 Bit of Frame 7(Tsa7F7)** 

**Bit 5: Sa7 Bit of Frame 5(Tsa7F5)** 

**Bit 6: Sa7 Bit of Frame 3(Tsa7F3)** 

**Bit 7: Sa7 Bit of Frame 1(Tsa4F1)** 





**Bit 0: Sa8 Bit of Frame 15(Tsa8F15)** 

**Bit 1: Sa8 Bit of Frame 13(Tsa8F13)** 

**Bit 2: Sa8 Bit of Frame 11(Tsa8F11)** 

**Bit 3: Sa8 Bit of Frame 9(Tsa8F9)** 

**Bit 4: Sa8 Bit of Frame 7(Tsa8F7)** 

**Bit 5: Sa8 Bit of Frame 5(Tsa8F5)** 

**Bit 6: Sa8 Bit of Frame 3(Tsa8F3)** 

**Bit 7: Sa8 Bit of Frame 1(Tsa8F1)**





#### **Bit 0: Additional Bit 8 Insertion Control Bit (Sa8)**

 $0 =$  do not insert data from the Tsa8 register into the transmit data stream

 $1 =$  insert data from the Tsa8 register into the transmit data stream

#### **Bit 1: Additional Bit 7 Insertion Control Bit (Sa7)**

 $0 =$  do not insert data from the Tsa7 register into the transmit data stream

 $1 =$  insert data from the Tsa7 register into the transmit data stream

#### **Bit 2: Additional Bit 6 Insertion Control Bit (Sa6)**

 $0 =$  do not insert data from the Tsa6 register into the transmit data stream

 $1 =$  insert data from the Tsa6 register into the transmit data stream

#### **Bit 3: Additional Bit 5 Insertion Control Bit (Sa5)**

 $0 =$  do not insert data from the Tsa5 register into the transmit data stream

 $1 =$  insert data from the Tsa5 register into the transmit data stream

#### **Bit 4: Additional Bit 4 Insertion Control Bit (Sa4)**

 $0 =$  do not insert data from the Tsa4 register into the transmit data stream

 $1 =$  insert data from the Tsa4 register into the transmit data stream

#### **Bit 5: Remote Alarm Insertion Control Bit (RA)**

 $0 =$  do not insert data from the TRA register into the transmit data stream

 $1 =$  insert data from the TRA register into the transmit data stream

#### **Bit 6: International Bit in Non-Align Frame Insertion Control Bit (SiNAF)**

 $0 =$  do not insert data from the TSiNAF register into the transmit data stream

1 = insert data from the TSiNAF register into the transmit data stream

#### **Bit 7: International Bit in Align Frame Insertion Control Bit (SiAF)**

 $0 =$  do not insert data from the TsiAF register into the transmit data stream

 $1 =$  insert data from the TsiAF register into the transmit data stream

# **12.2 Alternate Sa/Si Bit Access Based on Double-Frame**

On the receive side, the RAF and RNAF registers will always report the data as it received in the Sa and Si bit locations. The RAF and RNAF registers are updated on align frame boundaries. The setting of the receive align frame bit in status register 4 (SR4.0) will indicate that the contents of the RAF and RNAF have been updated. The host can use the SR4.0 bit to know when to read the RAF and RNAF registers. The host has 250μs to retrieve the data before it is lost.

On the transmit side, data is sampled from the TAF and TNAF registers with the setting of the transmit align frame bit in status register 4 (SR4.3). The host can use the SR4.3 bit to know when to update the TAF and TNAF registers. It has 250μs to update the data or else the old data will be retransmitted**. If the TAF and TNAF registers are only being used to source the align frame and non-align frame-sync patterns, then the host need only write once to these registers**. Data for the Si bit can come from the Si bits of the RAF and TNAF registers, the TsiAF and TSiNAF registers, or passed through from the TSER pin.



**Bit 0: Frame Alignment Signal Bit 0 (FAS0).** In normal operation this bit will be = 1.

**Bit 1: Frame Alignment Signal Bit 1 (FAS1).** In normal operation this bit will be = 1.

**Bit 2: Frame Alignment Signal Bit 2 (FAS2).** In normal operation this bit will be  $= 0$ .

**Bit 3: Frame Alignment Signal Bit 3 (FAS3).** In normal operation this bit will be = 1.

**Bit 4: Frame Alignment Signal Bit 4 (FAS4).** In normal operation this bit will be = 1.

**Bit 5: Frame Alignment Signal Bit 5 (FAS5).** In normal operation this bit will be  $= 0$ .

**Bit 6: Frame Alignment Signal Bit 6 (FAS6).** In normal operation this bit will be = 0.

**Bit 7: International Bit (Si)**





#### **Bit 0: Additional Bit 8 (Sa8)**

**Bit 1: Additional Bit 7 (Sa7)** 

**Bit 2: Additional Bit 6 (Sa6)** 

**Bit 3: Additional Bit 5 (Sa5)** 

**Bit 4: Additional Bit 4 (Sa4)** 

**Bit 5: Remote Alarm (A)** 

**Bit 6: Frame Nonalignment Signal Bit (1).** In normal operation this bit will be = 1.

#### **Bit 7: International Bit (Si)**



**Bit 0: Frame Alignment Signal Bit (1)** 

**Bit 1: Frame Alignment Signal Bit (1)** 

**Bit 2: Frame Alignment Signal Bit (0)** 

**Bit 3: Frame Alignment Signal Bit (1)** 

**Bit 4: Frame Alignment Signal Bit (1)** 

**Bit 5: Frame Alignment Signal Bit (0)** 

**Bit 6: Frame Alignment Signal Bit (0)** 

**Bit 7: International Bit (Si)**





**Bit 0: Additional Bit 8 (Sa8)** 

**Bit 1: Additional Bit 7 (Sa7)** 

**Bit 2: Additional Bit 6 (Sa6)** 

**Bit 3: Additional Bit 5 (Sa5)** 

**Bit 4: Additional Bit 4 (Sa4)** 

**Bit 5: Remote Alarm (used to transmit the alarm A)** 

**Bit 6: Frame Nonalignment Signal Bit (1)** 

**Bit 7: International Bit (Si)** 

# **13. LINE INTERFACE UNIT (LIU)**

The LIU in the DS26504 contains three sections: the receiver, which handles clock and data recovery; the transmitter, which generates waveshapes and drives the network line; and the jitter attenuator. These three sections are controlled by the line interface control registers (LIC1–LIC4), which are described below.

The DS26504 can switch among T1, J1, E1, and 6312kHz without changing any external circuits. A different transformer is used for 64KCC networks. For a list of recommended transformer part numbers, go to [www.maxim-ic.com/support.](http://www.maxim-ic.com/support) [Figure 13-1](#page-79-0) shows a network connection using minimal components. In this configuration the DS26504, using a fixed 120Ω external termination, can connect to T1, J1, E1, 64KCC, or 6312kHz. The receiver can adjust the 120 $\Omega$  termination to 100 $\Omega$ , 110 $\Omega$ , or 75 $\Omega$ . The transmitter can adjust its output impedance to provide high return loss characteristics for 75Ω, 100Ω, 110 $\Omega$ , and 120 $\Omega$  lines. Other components may be added to this configuration to meet safety and network protection requirements. This is covered in the *Recommended Circuits* section (Section [13.8\)](#page-92-0).

<span id="page-79-0"></span>

# **Figure 13-1. Basic Network Connection**

# **13.1 LIU Operation**

The LIU interfaces the T1, E1, 64KCC, and 6312kHz signals to the various types of network media through coupling transformers. The LIU transmit and receive functions are independent. For example, the receiver can be in T1 mode while the transmitter is in E1 mode. The 6312kHz transmission is an exception to the other modes. For transmission, 6312kHz is only available as a 0 to 3.3V signal on the TCLKO pin. It is not output to the TTIP and TRING pins for coupling to twisted pair. Because the G.703 specifications of the transmit pulse shape for Japanese 6312kHz are unclear, the user can externally filter this signal to generate a sine-wave type of signal. However, on the receive side, 6312kHz can be input through the receive transformer to the RTIP and RRING pins.

# **13.2 LIU Receiver**

The analog AMI/HDB3 E1 waveform, AMI/B8ZS T1 waveform, or AMI 64KCC waveform is transformer-coupled into the RTIP and RRING pins of the DS26504. The user has the option to use internal termination, software-selectable for  $75/100/110/120\Omega$  applications, or external termination. The LIU recovers clock and data from the analog signal and passes it through the jitter attenuation mux. (**Note:** The jitter attenuator is only available in T1 or E1 mode.) The DS26504 contains an active filter that reconstructs the analog-received signal for the nonlinear losses that occur in long-haul T1 and E1 transmission. The receiver is configurable for various T1 and E1 monitor applications. The device has a usable receive sensitivity of 0dB to  $-43$ dB for E1 and 0dB to  $-36$ dB for T1, which allows the device to operate on 0.63mm (22AWG) cables up to 2.5km (E1) and 6000ft (T1) in length.

The DS26504's LIU is designed to be fully software selectable for E1 and T1 without the need to change any external resistors for the receive-side. The receiver will allow the user to configure the DS26504 for 75Ω, 100Ω, 110Ω, 120Ω, or 133Ω receive termination by setting the RT0(LIC4.0), RT1(LIC4.1), and RT2(LIC4.2). When using the internal termination feature, the resistors labeled R in [Figure 13-4](#page-92-1) should be 60Ω each. If external termination is used, RT0, RT1, and RT2 should be set to zero and the resistors labeled R in [Figure 13-4](#page-92-1) need to be 37.5Ω, 50Ω, 55Ω, 60Ω, or 66.5Ω each, depending on the required termination.

There are two ranges of receive sensitivity for T1 and E1, which is selectable by the user. The EGL bit of LIC1 (LIC1.4) selects the full or limited sensitivity.

Normally, the clock that is output at the RCLK pin is the recovered clock from the waveform presented at the RTIP and RRING inputs. If the jitter attenuator is placed in the receive path (as is the case in most applications), the jitter attenuator restores the RCLK to an approximate 50% duty cycle. If the jitter attenuator is either placed in the transmit path or is disabled, the RCLK output can exhibit slightly shorter high cycles of the clock. This is due to the highly over-sampled digital clock-recovery circuitry. See the *Receive AC Timing Characteristics* section for more details. When no signal is present at RTIP and RRING, a receive loss-of-signal (RLOS) condition will occur and the signal at RCLK will be derived from the scaled signal present on the MCLK pin.

## **13.2.1 Receive Level Indicator**

The DS26504 reports the signal strength at RTIP and RRING in 2.5dB increments via RL3–RL0 located in the Information Register 1 (INFO1). This feature is helpful when trouble-shooting line performance problems.

## **13.2.2 Receive G.703 Section 13 Synchronization Signal**

The DS26504 can receive a 2.048MHz square-wave synchronization clock as specified in Section 13 of ITU G.703. To use the DS26504 in this mode, set the mode configuration bits in the Mode Configuration Register (MCREG).

## **13.2.3 Monitor Mode**

Monitor applications in both E1 and T1 require various flat-gain settings for the receive-side circuitry. The DS26504 can be programmed to support these applications via the monitor mode control bits MM1 and MM0 in the LIC3 register.



# **Figure 13-2. Typical Monitor Application**

# **13.3 LIU Transmitter**

The DS26504 uses a phase-lock loop along with a precision digital-to-analog converter (DAC) to create the waveforms that are transmitted onto the E1 or T1 line. The waveforms created by the DS26504 meet the latest ETSI, ITU, ANSI, and AT&T specifications. The waveform that is to be generated is set by the transmit mode bits (TMODE[3:0]) in the MCREG register, as well as the L2/L1/L0 bits in register LIC1 if applicable.

ITU specification G.703 requires an accuracy of ±50ppm for both T1 and E1. TR62411 and ANSI specs require an accuracy of ±32ppm for T1 interfaces. The transmit clock can be sourced from the recovered clock (RCLK), the pre-scaled MCLK, the TCLK pin, or the TX PLL. See the TX PLL clock mux diagram in [Figure 3-3.](#page-11-0) Due to the nature of the design of the transmitter in the DS26504, very little jitter (less than 0.005UI<sub>P-P</sub> broadband from 10Hz to 100kHz) is added to the jitter present on the selected transmit clock source. Also, the waveforms created are independent of the duty cycle of TCLK. The transmitter in the DS26504 couples to the transmit twisted pair (or coaxial cable in some applications) via a 1:2 step-up transformer. For the device to create the proper waveforms, the transformer used must meet the specifications listed in [Table 13-3](#page-94-0). The DS26504 has the option of using software-selectable transmit termination.

The transmit line drive has two modes of operation: fixed gain or automatic gain. In the fixed gain mode, the transmitter outputs a fixed current into the network load to achieve a nominal pulse amplitude. In the automatic gain mode, the transmitter adjusts its output level to compensate for slight variances in the network load. See the *Transmit Line Build-Out Control (TLBC)* register for details.

## **13.3.1 Transmit Short-Circuit Detector/Limiter**

The DS26504 has an automatic short-circuit limiter that limits the source current to approximately 50mA (RMS) on the network side of the transformer in E1 modes of operations and 70mA (RMS) on the network side of the transformer in T1 modes of operation. These values are approximate and are not guaranteed by production testing. This feature can be disabled by setting the SCLD bit ( $LIC2.1$ ) = 1. TCLE (SR1.2) provides a real-time indication of when the current limiter is activated. If the current limiter is disabled, TCLE will indicate that a short-circuit condition exists. Status Register SR1.2 provides a latched version of the information, which can be used to activate an interrupt when enable via the IMR1 register. When set low, the TPD bit (LIC1.0) will power-down the transmit line driver and three-state the TTIP and TRING pins.

## **13.3.2 Transmit Open-Circuit Detector**

The DS26504 can also detect when the TTIP or TRING outputs are open circuited. TOCD (SR1.1) will provide a real-time indication of when an open circuit is detected. SR1 provides a latched version of the information (SR1.1), which can be used to activate an interrupt when enabled via the IMR1 register. The functionality of these bits is not guaranteed by production testing.

## **13.3.3 Transmit BPV Error Insertion**

When IBPV (LIC2.5) is transitioned from a zero to a one, the device waits for the next occurrence of three consecutive ones to insert a BPV. IBPV must be cleared and set again for another BPV error insertion.

## **13.3.4 Transmit G.703 Section 13 Synchronization Signal (E1 Mode)**

The DS26504 can transmit the 2.048MHz square-wave synchronization clock. To transmit the 2.048MHz clock, when in E1 mode, set the mode configuration bits in the Mode Configuration Register (MCREG).

# **13.4 MCLK Pre-Scaler**

A 2.048MHz x  $2^{N}$  (where N = 0 to 3), 1.544MHz x  $2^{N}$  (where N = 0 to 3), or 12.8MHz (available in **CPU interface mode only)** clock must be applied to MCLK. A pre-scaler (divide by 2, 4, or 8) and PLLs are selected to product an internal 2.048MHz or 1.544MHz clock. ITU specification G.703 requires an accuracy of  $\pm$ 50ppm for both T1 and E1. TR62411 and ANSI specs require an accuracy of  $\pm$ 32ppm for T1 interfaces. A pre-scaler divides the 16.384MHz, 12.8MHz, 8.192MHz, or 4.096MHz clock down to 2.048MHz. An on-board PLL for the jitter attenuator converts the 2.048MHz clock to a 1.544MHz rate for T1 applications. Setting JACKS0 (LIC2.3) to logic 0 bypasses this PLL.

# **13.5 Jitter Attenuator**

The DS26504's jitter attenuator can be set to a depth of either 32 bits or 128 bits via the JABDS bit (LIC1.2). The 128-bit mode is used in applications where large excursions of wander are expected. The 32-bit mode is used in delay-sensitive applications. The characteristics of the attenuation are shown in [Figure 13-10](#page-97-0) and [Figure 13-11.](#page-97-1) The jitter attenuator can be placed in either the receive path or the transmit path by appropriately setting or clearing the JAS bit (LIC1.3). The jitter attenuator can also be disabled (in effect, removed) by setting the DJA bit (LIC1.1). Either the recovered clock from the

clock/data recovery block or the clock applied at the TCLK pin is adjusted to create a smooth jitter-free clock that is used to clock data out of the jitter attenuator FIFO. It is acceptable to provide a gapped/bursty clock at the TCLK pin if the jitter attenuator is placed on the transmit side. If the incoming jitter exceeds either 120UI<sub>P-P</sub> (buffer depth is 128 bits) or 28UI<sub>P-P</sub> (buffer depth is 32 bits), then the DS26504 will divide the internal nominal 32.768MHz (E1) or 24.704MHz (T1) clock by either 15 or 17 instead of the normal 16 to keep the buffer from overflowing. When the device divides by either 15 or 17, it also sets the Jitter Attenuator Limit Trip (JALT) bit in Status Register 1 (SR1.4).

# **13.6 CMI (Code Mark Inversion) Option**

The DS26504 provides a CMI interface for connection to optical transports. This interface is a unipolar 1T2B type of signal. Ones are encoded as either a logical one or zero level for the full duration of the clock period. Zeros are encoded as a zero-to-one transition at the middle of the clock period.

# **Figure 13-3. CMI Coding**



Transmit and receive CMI is enabled via LIC4.7. When this register bit is set, the TTIP pin outputs CMIcoded data at normal levels. This signal can be used to directly drive an optical interface. When CMI is enabled, the user can also use HDB3/B8ZS coding. When this register bit is set, the RTIP pin becomes a unipolar CMI input. The CMI signal is processed to extract and align the clock with data.

# **13.7 LIU Control Registers**





#### **Bit 0: Transmit Power-Down (TPD)**

 $0 =$  powers down the transmitter and three-states the TTIP and TRING pins

 $1$  = normal transmitter operation

#### **Bit 1: Disable Jitter Attenuator (DJA)**

 $0 =$  jitter attenuator enabled

1 = jitter attenuator disabled

#### **Bit 2/Jitter Attenuator Buffer Depth Select (JABDS)**

 $0 = 128$  bits

 $1 = 32$  bits (use for delay-sensitive applications)

#### **Bit 3: Jitter Attenuator Select (JAS)**

 $0 =$  place the jitter attenuator on the receive side

 $1$  = place the jitter attenuator on the transmit side

**Bit 4: Receive Equalizer Gain Limit (EGL).** This bit controls the sensitivity of the receive equalizer.

#### T1 Mode:  $0 = -36dB$  (long haul)

 $1 = -15dB$  (limited long haul)

E1 Mode:  $0 = -43dB$  (long haul)

 $1 = -12dB$  (short haul)

**Bits 5, 6, 7: Line Build-Out Select (L0 to L2).** When using the internal termination, the user needs only to select 000 for 75 $\Omega$ operation or 001 for 120Ω operation. This selects the proper voltage levels for 75Ω or 120Ω operation. Using TT0, TT1, and TT2 of the LICR4 register, users can then select the proper internal source termination. Line build-outs 100 and 101 are for backwards compatibility with older products only.

#### **E1 Mode**



*N.M. = Not meaningful* 

**Note 1:** Transformer turns ratio.

**Note 2:** TT0, TT1, and TT2 of the LIC4 register must be set to zero in this configuration.



**T1 Mode** 

*N.M. = Not meaningful* 

**Note 1:** Transformer turns ratio.





**Bits 0 to 5: Gain Control Bits 0 to 5 (GC0 toGC5).** The GC0 through GC5 bits control the gain setting for the nonautomatic gain mode. Use the tables below for setting the recommended values. The LBO (line build-out) column refers to the value in the L0–L2 bits in LIC1 (Line Interface Control 1) register.



### **Bit 6: Automatic Gain Control Enable (AGCE)**

 $0 =$  use Transmit AGC, TLBC bits 0-5 are "don't care"

 $1 =$  do not use Transmit AGC, TLBC bits 0–5 set nominal level

#### **Bit 7: Unused, must be set = 0 for proper operation.**



**Bit 0: Custom Line-Driver Select (CLDS).** Setting this bit to a one redefines the operation of the transmit line driver. When this bit is set to a one and LIC1.5 = LIC1.6 = LIC1.7 = 0, the device generates a square wave at the TTIP and TRING outputs instead of a normal waveform. When this bit is set to a one and LIC1.5 = LIC1.6 = LIC1.7  $\neq$  0, the device forces TTIP and TRING outputs to become open-drain drivers instead of their normal push-pull operation. This bit should be set to zero for normal operation of the device.

**Bit 1: Short Circuit Limit Disable (in E1 mode) (SCLD).** Controls the 50mA (RMS) current limiter.

 $0 =$  enable 50mA current limiter

 $1 =$  disable 50mA current limiter

**Bit 2: Receive Composite Clock Filter Enable (RCCFE) (64KCC mode only).** Setting this bit enables the PLL filter on the received 64kHz composite clock. **Note: The 8kHz and 400Hz output are not filtered.**

 $0 =$  Receive Composite Clock Filter disabled

1 = Receive Composite Clock Filter enabled

**Bit 3: Jitter Attenuator Clock Select 0 (JACKS0).** This bit, along with JACKS1 (LIC2.7), MPS0 (LIC4.6), and MPS1 (LIC4.7), controls the source for JA CLOCK from the MCLK pin. **Note: This bit must be configured even if the jitter attenuator is disabled.** The clock and data recovery engine also uses the JA CLOCK. Setting this bit enables the 2.048MHz to 1.544MHz conversion PLL for T1 applications. See the table in the LIC4 register description for more details on setting up the JA CLOCK source.

 $0 = 2.048$ MHz to 1.544MHz PLL bypassed

 $1 = 2.048$ MHz to  $1.544$ MHz PLL enabled

**Bit 4: Transmit Alarm Indication Signal (TAIS).** In T1, E1, or J1 modes, this bit causes an all-ones pattern to be transmitted.

 $0 =$  transmit an unframed all-ones code

 $1 =$  transmit data normally

In all 64KCC modes, this bit disables the BPV-encoded sub-rates.

- $0 =$  transmit all ones without BPVs
- $1 =$ transmit normal 64KCC

**Bit 5: Insert BPV (IBPV).** A zero-to-one transition on this bit causes a single BPV to be inserted into the transmit data stream. Once this bit has been toggled from a zero to a one, the device waits for the next occurrence of three consecutive ones to insert the BPV. This bit must be cleared and set again for a subsequent error to be inserted.

**Bit 6: Line Interface Reset (LIRST).** Setting this bit from a zero to a one initiates an internal reset that resets the clock recovery state machine and recenters the jitter attenuator. Normally this bit is only toggled on power-up. Must be cleared and set again for a subsequent reset.

**Bit 7: Jitter Attenuator Clock Select 1 (JACKS1).** This bit, along with JACKS0 (LIC2.3), MPS0 (LIC4.6), and MPS1 (LIC4.7), controls the source for JA CLOCK from the MCLK pin. **Note: This bit must be configured even if the jitter attenuator is disabled.** The clock and data recovery engine also uses the JA CLOCK. Setting this bit enables the 12.8MHz to 2.048MHz conversion PLL. See the table in the LIC4 register description for more details on setting up the JA CLOCK source.

 $0 = 12.8$ MHz to 2.048MHz PLL bypassed

 $1 = 12.8$ MHz to  $2.048$ MHz PLL enabled





**Bit 0: Transmit Alternate Ones and Zeros (TAOZ).** Transmit a ...101010... pattern at TTIP and TRING.  $0 =$  disabled

 $1 =$ enabled

**Bits 1 and 2: Unused, must be set = 0 for proper operation.**

**Bits 3 and 4: Monitor Mode (MM0 and MM1). Note: This function is only available in T1 or E1 mode.**



**Bit 5: Eternal 133Ω Resistor Select (EX133).** This bit is used to indicate to the device's internal receive termination control circuitry that either a 120 $\Omega$  or 133 $\Omega$  external resistor is used. Used in conjunction with the RT0, RT1, and RT2 bits in the LIC4 register. **Note: A fixed 133**Ω **external resistor allows the internal termination to create all other termination values. A fixed 120**Ω **external resistor allows the internal termination to create all other termination values except 133**Ω**.** 

0 = indicates a 120 $\Omega$  external resistor is connected

 $1 =$  indicates a 133 $\Omega$  external resistor is connected

#### **Bit 6: CMI Invert (CMII)**

0 = CMI normal at TTIP and RTIP

1 = invert CMI signal at TTIP and RTIP

#### **Bit 7: CMI Enable (CMIE)**

 $0 =$  disable CMI mode

 $1$  = enable CMI mode





#### **Bits 0 to 2: Receive Termination Select (RT0 to RT2)**



**Note: A fixed 133**Ω **external resistor allows the internal termination to create all other termination values. A fixed 120**Ω **external resistor allows the internal termination to create all other termination values except 133**Ω**.** 



### **Bits 3, 4, 5: Transmit Termination Select (TT0 to TT2)**

#### **Bits 6 and 7: MCLK Prescaler (MPS0 and MPS1) (T1 Mode)**





### **Bits 6 and 7: MCLK Prescaler (MPS0 and MPS1) (E1 Mode)**



**Bits 0 to 3: Receive Level Bits (RL0 to RL3).** Real-time bits.



**Bits 4 to 7: Unused**



**Bits 0, 3, 5, 6, 7: Unused, must be set = 0 for proper operation.** 

**Bit 1: Transmit Open-Circuit-Detect Condition (TOCD).** Set when the device detects that the TTIP and TRING outputs are open-circuited. **Note:** This function is not support in transmit 6312kHz mode and is not guaranteed by production testing.

**Bit 2: Transmit Current-Limit-Exceeded Condition (TCLE).** Set when the current limiter is activated whether the current limiter is enabled or not. This is set at approximately 50mA (RMS) on the network side of the transformer in E1 operating modes and 70mA (RMS) on the network side of the transformer in T1 operating modes. These values are approximate and are not guaranteed by production testing. **Note:** This function is not supported in transmit CMI, 64kHz, or 6312kHz mode.

**Bit 4: Jitter Attenuator Limit Trip Event (JALT).** Set when the jitter attenuator FIFO reaches to within 4 bits of its useful limit. This bit is cleared when read. Useful for debugging jitter-attenuation operation.





#### **Bits 0, 3, 5, 6, 7: Unused, must be set = 0 for proper operation.**

### **Bit 1: Transmit Open-Circuit-Detect Condition (TOCD)**

- $0 =$  interrupt masked
- $1 =$  interrupt enabled–generates interrupts on rising and falling edges

### **Bit 2: Transmit Current-Limit-Exceeded Condition (TCLE)**

- $0 =$  interrupt masked
- $1 =$  interrupt enabled–generates interrupts on rising and falling edges

### **Bit 4: Jitter Attenuator Limit Trip Event (JALT)**

- $0 =$  interrupt masked
- $1$  = interrupt enabled

# <span id="page-92-0"></span>**13.8 Recommended Circuits**

<span id="page-92-1"></span>

# **Figure 13-4. Software-Selected Termination, Metallic Protection**

## **Table 13-1. Component List (Software-Selected Termination, Metallic Protection)**



Note 1: T3 and T4 are optional. For more information, contact the Telecom Support Group at [www.maxim-ic.com/support.](http://www.maxim-ic.com/support)  Note 2: The layout from the transformers to the network interface is critical. Traces should be at least 25 mils wide

and separated from other circuit lines by at least 150 mils. The area under this portion of the circuit should not contain power planes.

Note 3: Some T1 (never in E1) applications source or sink power from the network-side center taps of the Rx/Tx transformers.

**Note 4:** A list of transformer part numbers and manufacturers is available by contacting [www.maxim-ic.com/support.](http://www.maxim-ic.com/support) 



# **Figure 13-5. Software-Selected Termination, Longitudinal Protection**

## **Table 13-2. Component List (Software-Selected Termination, Longitudinal Protection)**



**Note 1:** T3 and T4 are optional. For more information, contact the Telecom Support Group at [www.maxim-ic.com/support.](http://www.maxim-ic.com/support) 

**Note 2:** A list of alternate transformer part numbers and manufacturers is available at [www.maxim-ic.com/support.](http://www.maxim-ic.com/support) 

- Note 3: The layout from the transformers to the network interface is critical. Traces should be at least 25 mils wide and separated from other circuit lines by at least 150 mils. The area under this portion of the circuit should not contain power planes.
- Note 4: Some T1 (never in E1) applications source or sink power from the network-side center taps of the Rx/Tx transformers.
- Note 5: The ground trace connected to the S2/S3 pair and the S4/S5 pair should be at least 50 mils wide to conduct the extra current from a longitudinal power-cross event.

# **13.9 Component Specifications**

<span id="page-94-0"></span>

# **Table 13-3. Transformer Specifications**





**Figure 13-7. T1 Transmit Pulse Template** 







**Figure 13-9. Jitter Tolerance (E1 Mode)** 



<span id="page-97-0"></span>

**Figure 13-10. Jitter Attenuation (T1 Mode)** 

<span id="page-97-1"></span>



# **14. LOOPBACK CONFIGURATION**



#### **Bits 0, 1, 4 to 7: Unused, must be set = 0 for proper operation.**

**Bit 2: Remote Loopback (RLB).** In this loopback, data received at RTIP and RRING will be looped back to the transmit LIU. Received data will continue to pass through the receive side framer of the DS26504 as it would normally and the data from the transmit side formatter will be ignored.

 $0 =$ loopback disabled

 $1 =$ loopback enabled

**Bit 3: Local Loopback (LLB).** In this loopback, data will continue to be transmitted as normal through the transmit side of the DS26504. Data being received at RTIP and RRING will be replaced with the data being transmitted. Data in this loopback will pass through the jitter attenuator if enabled.

 $0 =$ loopback disabled

 $1 =$ loopback enabled

# **15. 64KHZ SYNCHRONIZATION INTERFACE**

The 64kHz synchronization interface conforms to Appendix II of G.703. It consists of a composite clock, where a 64kHz clock signal is generated or decoded, along with embedded frequencies of 8kHz and 400Hz. Those signals consist of AMI code with an 8kHz bipolar violation removed at every 400Hz. There are two separate modes referred to in the specification, one with both the 64kHz clock and the 8kHz clock, and the second with the 64kHz clock, the 8kHz clock, and the 400Hz clock.





# **15.1 Receive 64kHz Synchronization Interface Operation**

In the receive path, the three clock frequencies are decoded from the AMI waveform with bipolar violations that is received at the LIU interface. The 8kHz frequency and the 400Hz frequency are decoded from the presence or absence of bipolar violations as described in G.703.

Frequency	a) $64kHz + 8kHz$ , or b) $64kHz + 8kHz + 400Hz$
Signal format	a) AMI with 8kHz bipolar violation, b) AMI with 8kHz bipolar violation removed at every 400Hz
Alarm condition	Alarm should not be occurred against the amplitude ranged $0.63 - 1.1 V_{0-P}$

**Table 15-1. Specification of 64kHz Clock Signal at Input Port** 

## **15.2 Transmit 64kHz Synchronization Interface Operation**

In the transmit path, the framer generateS the appropriate AMI waveform with the correct bipolar violations as described by G.703 and GR.378. If an 8kHz signal is present on the TS\_8K\_4 pin, the bipolar violations are generated synchronously with this signal. If it is absent, the part arbitrarily generates the bipolar violation at an 8kHz frequency.



# **Table 15-2. Specification of 64kHz Clock Signal at Output Port**

# **16. 6312KHZ SYNCHRONIZATION INTERFACE**

The DS26504 has a 6312kHz Synchronization Interface mode of operation that conforms with Appendix II.2 of G.703, with the exception that the DS26504 transmits a square wave as opposed to the sine wave that is defined in the G.703 specification.

# **16.1 Receive 6312kHz Synchronization Interface Operation**

On the receive interface, a 6312kHz sine wave is accepted conforming to the input port requirements of G.703 Appendix II. Alternatively, a 6312kHz square wave will also be accepted. A 6312kHz square wave is output on RCLK in the receive direction. RS\_8K and 400Hz are not driven in this mode and will be three-stated.

# **Table 16-1. Specification of 6312kHz Clock Signal at Input Port**



# **16.2 Transmit 6312kHz Synchronization Interface Operation**

On the transmit interface, a nominally 50% duty cycle, 6312kHz square wave at standard logic levels is available from the PLL\_OUT pin. In normal operation, the TCLKO pin will output the same signal. However, if remote loopback is enabled then TCLKO will be replaced with the recovered receive clock. See [Figure 3-1](#page-10-0). The G.703 requirements for the 6312kHz transmitted signal are shown in [Table 16-2.](#page-101-0) The user must provide an external circuit to convert the TCLKO or PLL\_OUT signal to the level and impedance required by G.703. The RSER and TS  $8K-4$  pins are ignored in this mode. TTIP and TRING will be three-stated in this mode.

# <span id="page-101-0"></span>Frequency 6312kHz Load impedance  $\Big| 75\Omega$  resistive Transmission media Coaxial pair cable

Amplitude  $\log \theta$  0dBm  $\pm 3d$ Bm

## **Table 16-2. Specification of 6312kHz Clock Signal**

# **17. JTAG BOUNDARY SCAN ARCHITECTURE AND TEST ACCESS PORT**

The DS26504 supports the standard IEEE 1149.1 instruction codes SAMPLE/PRELOAD, BYPASS, and EXTEST. Optional public instructions included are HIGHZ, CLAMP, and IDCODE. The DS26504 contains the following as required by IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture:

- Test Access Port (TAP)
- **TAP Controller**
- **Instruction Register**
- Bypass Register
- Boundary Scan Register
- **Device Identification Register**

Details on Boundary Scan Architecture and the Test Access Port can be found in IEEE 1149.1-1990, IEEE 1149.1a-1993, and IEEE 1149.1b-1994.

The Test Access Port has the necessary interface pins: JTRST, JTCLK, JTMS, JTDI, and JTDO. See the pin descriptions for details.

# **Figure 17-1. JTAG Functional Block Diagram**



### **TAP Controller State Machine**

The TAP controller is a finite state machine that responds to the logic level at JTMS on the rising edge of JTCLK. See [Figure 17-2](#page-105-0).

### **Test-Logic-Reset**

Upon power-up, the TAP controller is in the Test-Logic-Reset state. The instruction register contains the IDCODE instruction. All system logic of the device operates normally.

### **Run-Test-Idle**

The Run-Test-Idle is used between scan operations or during specific tests. The instruction register and test registers remain idle.

### **Select-DR-Scan**

All test registers retain their previous state. With JTMS LOW, a rising edge of JTCLK moves the controller into the Capture-DR state and initiates a scan sequence. JTMS HIGH during a rising edge on JTCLK moves the controller to the Select-IR-Scan state.

### **Capture-DR**

Data can be parallel-loaded into the test-data registers selected by the current instruction. If the instruction does not call for a parallel load or the selected register does not allow parallel loads, the test register remains at its current value. On the rising edge of JTCLK, the controller goes to the Shift-DR state if JTMS is LOW, or it goes to the Exit1-DR state if JTMS is HIGH.

### **Shift-DR**

The test-data register selected by the current instruction is connected between JTDI and JTDO and shifts data one stage toward its serial output on each rising edge of JTCLK. If a test register selected by the current instruction is not placed in the serial path, it maintains its previous state.

### **Exit1-DR**

While in this state, a rising edge on JTCLK puts the controller in the Update-DR state, which terminates the scanning process, if JTMS is HIGH. A rising edge on JTCLK with JTMS LOW puts the controller in the Pause-DR state.

### **Pause-DR**

Shifting of the test registers is halted while in this state. All test registers selected by the current instruction retain their previous state. The controller remains in this state while JTMS is LOW. A rising edge on JTCLK with JTMS HIGH puts the controller in the Exit2-DR state.

### **Exit2-DR**

A rising edge on JTCLK with JTMS HIGH while in this state puts the controller in the Update-DR state and terminates the scanning process. A rising edge on JTCLK with JTMS LOW enters the Shift-DR state.

### **Update-DR**

A falling edge on JTCLK while in the Update-DR state latches the data from the shift register path of the test registers into the data output latches. This prevents changes at the parallel output due to changes in the shift register.

### **Select-IR-Scan**

All test registers retain their previous state. The instruction register remains unchanged during this state. With JTMS LOW, a rising edge on JTCLK moves the controller into the Capture-IR state and initiates a scan sequence for the instruction register. JTMS HIGH during a rising edge on JTCLK puts the controller back into the Test-Logic-Reset state.

## **Capture-IR**

The Capture-IR state is used to load the shift register in the instruction register with a fixed value. This value is loaded on the rising edge of JTCLK. If JTMS is HIGH on the rising edge of JTCLK, the controller enters the Exit1-IR state. If JTMS is LOW on the rising edge of JTCLK, the controller enters the Shift-IR state.

## **Shift-IR**

In this state, the shift register in the instruction register is connected between JTDI and JTDO and shifts data one stage for every rising edge of JTCLK toward the serial output. The parallel register and all test registers remain at their previous states. A rising edge on JTCLK with JTMS HIGH moves the controller to the Exit1-IR state. A rising edge on JTCLK with JTMS LOW keeps the controller in the Shift-IR state while moving data one stage thorough the instruction shift register.

## **Exit1-IR**

A rising edge on JTCLK with JTMS LOW puts the controller in the Pause-IR state. If JTMS is HIGH on the rising edge of JTCLK, the controller enters the Update-IR state and terminates the scanning process.

## **Pause-IR**

Shifting of the instruction shift register is halted temporarily. With JTMS HIGH, a rising edge on JTCLK puts the controller in the Exit2-IR state. The controller remains in the Pause-IR state if JTMS is LOW during a rising edge on JTCLK.

### **Exit2-IR**

A rising edge on JTCLK with JTMS LOW puts the controller in the Update-IR state. The controller loops back to Shift-IR if JTMS is HIGH during a rising edge of JTCLK in this state.

## **Update-IR**

The instruction code shifted into the instruction shift register is latched into the parallel output on the falling edge of JTCLK as the controller enters this state. Once latched, this instruction becomes the current instruction. A rising edge on JTCLK with JTMS LOW puts the controller in the Run-Test-Idle state. With JTMS HIGH, the controller enters the Select-DR-Scan state.

<span id="page-105-0"></span>

# **Figure 17-2. TAP Controller State Diagram**

# **17.1 Instruction Register**

The instruction register contains a shift register as well as a latched parallel output and is 3 bits in length. When the TAP controller enters the Shift-IR state, the instruction shift register is connected between JTDI and JTDO. While in the Shift-IR state, a rising edge on JTCLK with JTMS LOW shifts the data one stage toward the serial output at JTDO. A rising edge on JTCLK in the Exit1-IR state or the Exit2-IR state with JTMS HIGH moves the controller to the Update-IR state. The falling edge of that same JTCLK will latch the data in the instruction shift register to the instruction parallel output.

<b>INSTRUCTION</b>	<b>SELECTED REGISTER</b>	<b>INSTRUCTION CODES</b>
SAMPLE/PRELOAD	<b>Boundary Scan</b>	010
<b>BYPASS</b>	<b>Bypass</b>	111
<b>EXTEST</b>	<b>Boundary Scan</b>	000
<b>CLAMP</b>	<b>Bypass</b>	011
<b>HIGHZ</b>	<b>Bypass</b>	100
<b>IDCODE</b>	Device Identification	001

**Table 17-1. Instruction Codes for IEEE 1149.1 Architecture** 

## **SAMPLE/PRELOAD**

This is a mandatory instruction for the IEEE 1149.1 specification that supports two functions. The digital I/Os of the device can be sampled at the boundary scan register without interfering with the normal operation of the device by using the Capture-DR state. SAMPLE/PRELOAD also allows the device to shift data into the boundary scan register via JTDI using the Shift-DR state.

## **BYPASS**

When the BYPASS instruction is latched into the parallel instruction register, JTDI connects to JTDO through the one-bit bypass test register. This allows data to pass from JTDI to JTDO not affecting the device's normal operation.

### **EXTEST**

This allows testing of all interconnections to the device. When the EXTEST instruction is latched in the instruction register, the following actions occur. Once enabled via the Update-IR state, the parallel outputs of all digital output pins are driven. The boundary scan register is connected between JTDI and JTDO. The Capture-DR samples all digital inputs into the boundary scan register.

### **CLAMP**

All digital outputs of the device will output data from the boundary scan parallel output while connecting the bypass register between JTDI and JTDO. The outputs will not change during the CLAMP instruction.

### **HIGHZ**

All digital outputs of the device will be placed in a high-impedance state. The BYPASS register is connected between JTDI and JTDO.

## **IDCODE**

When the IDCODE instruction is latched into the parallel instruction register, the identification test register is selected. The device identification code will be loaded into the identification register on the rising edge of JTCLK following entry into the capture-DR state. Shift-DR can be used to shift the identification code out serially via JTDO. During Test-Logic-Reset, the identification code is forced into the instruction register's parallel output. The ID code will always have a 1 in the LSB position. The next 11 bits identify the manufacturer's JEDEC number and number of continuation bytes followed by 16 bits for the device and 4 bits for the version [Table 17-2](#page-107-0). [Table 17-3](#page-107-1) lists the device ID codes.

# **Table 17-2. ID Code Structure**

<span id="page-107-0"></span>

## **Table 17-3. Device ID Codes**

<span id="page-107-1"></span>

# **17.2 Test Registers**

IEEE 1149.1 requires a minimum of two test registers: the bypass register and the boundary scan register. An optional test register has been included with the DS26504 design. This test register is the identification register and is used with the IDCODE instruction and the Test-Logic-Reset state of the TAP controller.

## **17.3 Boundary Scan Register**

This register contains both a shift register path and a latched parallel output for all control cells and digital I/O cells and is n bits in length. See [Table 17-4](#page-108-0) for the cell bit locations and definitions.

# **17.4 Bypass Register**

This is a single 1-bit shift register used with the BYPASS, CLAMP, and HIGHZ instructions that provides a short path between JTDI and JTDO.

# **17.5 Identification Register**

The identification register contains a 32-bit shift register and a 32-bit latched parallel output. This register is selected during the IDCODE instruction and when the TAP controller is in the Test-Logic-Reset state.






#### **18. FUNCTIONAL TIMING DIAGRAMS**

#### **18.1 Processor Interface**

#### **18.1.1 Parallel Port Mode**

See the *AC Timing* section.

#### **18.1.2 SPI Serial Port Mode**

#### **Figure 18-1. SPI Serial Port Access, Read Mode, CPOL = 0, CPHA = 0**



### **Figure 18-2. SPI Serial Port Access, Read Mode, CPOL = 1, CPHA = 0**



#### **Figure 18-3. SPI Serial Port Access, Read Mode, CPOL = 0, CPHA = 1**



### **Figure 18-4. SPI Serial Port Access, Read Mode, CPOL = 1, CPHA = 1**



### **Figure 18-5. SPI Serial Port Access, Write Mode, CPOL = 0, CPHA = 0**



#### **Figure 18-6. SPI Serial Port Access, Write Mode, CPOL = 1, CPHA = 0**



### **Figure 18-7. SPI Serial Port Access, Write Mode, CPOL = 0, CPHA = 1**



### **Figure 18-8. SPI Serial Port Access, Write Mode, CPOL = 1, CPHA = 1**



## **19. OPERATING PARAMETERS**

#### **ABSOLUTE MAXIMUM RATINGS**



*This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time can affect reliability.* 

Note 1: Specifications to -40°C are guaranteed by design (GBD) and not production tested.

#### **Table 19-1. Thermal Characteristics**



### **Table 19-2. Theta-JA (**θ**JA) vs. Airflow**



Note 2: The package is mounted on a four-layer JEDEC standard test board.

Note 3: Theta-JA (θ<sub>JA</sub>) is the junction-to-ambient thermal resistance, when the package is mounted on a four-layer JEDEC standard test board.

### **Table 19-3. Recommended DC Operating Conditions**

 $(T_A = 0^\circ \text{C}$  to +70°C for DS26504L;  $T_A = -40^\circ \text{C}$  to +85°C for DS26504LN.)



**Note 3:** Guaranteed by design (GBD).

**Note 4:** Applies to RVDD, TVDD, and DVDD.

#### **Table 19-4. Capacitance**

 $(T_A = +25^{\circ}C)$ 



### **Table 19-5. DC Characteristics**

(V<sub>DD</sub> = 3.3V  $\pm$ 5%, T<sub>A</sub> = 0°C to +70°C for DS26504L; V<sub>DD</sub> = 3.3V  $\pm$ 5%, T<sub>A</sub> = -40°C to +85°C for DS26504LN.)



**Note 6:**  $0.0V \le V_{IN} \le V_{DD}$ 

Note 7: Applied to  $\overline{\text{INT}}$  when three-stated.

#### **20. AC TIMING PARAMETERS AND DIAGRAMS**

Capacitive test loads are 40pF for bus signals and 20pF for all others.

### **20.1 Multiplexed Bus**

#### **Table 20-1. AC Characteristics, Multiplexed Parallel Port**

(V<sub>DD</sub> = 3.3V  $\pm$ 5%, T<sub>A</sub> = 0°C to +70°C for DS26504L; V<sub>DD</sub> = 3.3V  $\pm$ 5%, T<sub>A</sub> = -40°C to +85°C for DS26504LN.) (Note 1) (<u>[Figure 20-1,](#page-116-0) [Figure 20-2](#page-116-1)</u>, and <u>Figure 20-3</u>)



Note 1: The timing parameters in this table are guaranteed by design (GBD).

<span id="page-116-0"></span>

**Figure 20-1. Intel Bus Read Timing (BTS = 0 / BIS[1:0] = 00)** 

**Figure 20-2. Intel Bus Write Timing (BTS = 0 / BIS[1:0] = 00)** 

<span id="page-116-1"></span>

<span id="page-117-0"></span>

# **Figure 20-3. Motorola Bus Timing (BTS = 1 / BIS[1:0] = 00)**

## **20.2 Nonmultiplexed Bus**

#### **Table 20-2. AC Characteristics, Nonmultiplexed Parallel Port**

(V<sub>DD</sub> = 3.3V  $\pm$ 5%, T<sub>A</sub> = 0°C to +70°C for DS26504L; V<sub>DD</sub> = 3.3V  $\pm$ 5%, T<sub>A</sub> = -40°C to +85°C for DS26504LN.) (Note 1) ([Figure 20-4](#page-119-0), [Figure 20-5](#page-119-1), [Figure 20-6,](#page-120-0) and [Figure 20-7\)](#page-120-1)



Note 1: The timing parameters in this table are guaranteed by design (GBD).

<span id="page-119-0"></span>

# **Figure 20-4. Intel Bus Read Timing (BTS = 0 / BIS[1:0] = 01)**

**Figure 20-5. Intel Bus Write Timing (BTS = 0 / BIS[1:0] = 01)** 

<span id="page-119-1"></span>

<span id="page-120-0"></span>

**Figure 20-6. Motorola Bus Read Timing (BTS = 1 / BIS[1:0] = 01)** 

**Figure 20-7. Motorola Bus Write Timing (BTS = 1 / BIS[1:0] = 01)** 

<span id="page-120-1"></span>

#### **20.3 Serial Bus**

#### **Table 20-3. AC Characteristics, Serial Bus**

(V<sub>DD</sub> = 3.3V ±5%, T<sub>A</sub> = 0°C to +70°C for DS26504L; V<sub>DD</sub> = 3.3V ±5%, T<sub>A</sub> = -40°C to +85°C for DS26504LN.) (Note 1) ([Figure 20-8](#page-122-0) and [Figure 20-9\)](#page-122-1)



Note 1: The timing parameters in this table are guaranteed by design (GBD).

Note 2: Numbers refer to dimensions in [Figure 20-8](#page-122-0) and [Figure 20-9.](#page-122-1)

Note 3: All timing is shown with respect to 20% V<sub>DD</sub> and 70% V<sub>DD</sub>, unless otherwise noted. 100pF load on all SPI pins.

Note 4: Time to data active from high-impedance state.

Note 5: Hold time to high-impedance state.

Note 6: With 100pF on all SPI pins.

<span id="page-122-0"></span>

**Figure 20-8. SPI Interface Timing Diagram, CPHA = 0, BIS[1:0] = 10** 

**Figure 20-9. SPI Interface Timing Diagram, CPHA = 1, BIS[1:0] = 10** 

<span id="page-122-1"></span>

### **20.4 Receive Side AC Characteristics**

#### **Table 20-4. Receive Side AC Characteristics**

(V<sub>DD</sub> = 3.3V ±5%, T<sub>A</sub> = 0°C to +70°C for DS26504L; V<sub>DD</sub> = 3.3V ±5%, T<sub>A</sub> = -40°C to +85°C for DS26504LN.) (Note 1) ([Figure 20-10\)](#page-124-0)



Note 1: The timing parameters in this table are guaranteed by design (GBD).

Note 2: E1 mode.

Note 3: T1 or J1 mode.

**Note 4:** 64KCC mode.

**Note 5:** 6312kHz mode.

Note 6: **Jitter attenuator enabled in the receive path.** 

**Note 7:** Jitter attenuator disabled or enabled in the transmit path.

<span id="page-124-0"></span>

# Figure 20-10. Receive Timing-T1, E1, 64KCC Mode

### **20.5 Transmit Side AC Characteristics**

#### **Table 20-5. Transmit Side AC Characteristics**

 $(V_{DD} = 3.3V \pm 5\%, T_A = -40^{\circ}C$  to +85°C.) (Note 1) ([Figure 20-11](#page-126-0))



Note 1: The timing parameters in this table are guaranteed by design (GBD).

- Note 2: E1 mode.
- Note 3: T1 or J1 mode.
- **Note 4:** 64KCC mode.
- **Note 5:** 6312kHz mode.
- Note 6: TS 8K 4 in input mode.
- Note 7: TX CLOCK is an internal signal.
- Note 8: TS 8K 4 in output mode.
- Note 9: TX CLOCK is an internal signal that samples TSER and TS\_8K\_4 when TS\_8K\_4 is in input mode.

<span id="page-126-0"></span>

#### Figure 20-11. Transmit Timing-T1, E1, 64KCC Mode

## **21. REVISION HISTORY**



## **22. PACKAGE INFORMATION**

(The package drawing(s) in this data sheet may not reflect the most current specifications. The package number provided for each package is a link to the latest package outline information.)

### **22.1 64-Pin LQFP ([56-G4019-001](http://www.maxim-ic.com/package_drawings/56-G4019-001.pdf))**



#### 129 of 129

*Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product. No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600*  © 2008 Maxim Integrated Products

The Maxim logo is a registered trademark of Maxim Integrated Products, Inc. The Dallas logo is a registered trademark of Dallas Semiconductor.