



Buy





TPS62134A, TPS62134B, TPS62134C, TPS62134D

SLVSC20E – JANUARY 2015 – REVISED OCTOBER 2016

TPS62134x, 17-V Input, Step-down Converter With Low-Power Mode Input for Intel **Skylake Platform**

Features 1

- DCS-Control[™] Architecture
- Supports Low-Power Mode for System Standby Mode
- Power Save Mode for Light Load Efficiency
- Selectable Fixed Output Voltage (0.7 V to 1.05 V)
- Low Power Mode Logic Input
- Quiescent Current of 20 µA
- Input Voltage Range: 3 V to 17 V
- Output Current: up to 3.2 A
- Programmable Soft Start
- Power Good Output
- Short Circuit Protection
- Single-ended Remote Sense
- **Thermal Shutdown Protection**
- Available in a 3-mm × 3-mm, VQFN-16 Package

Applications 2

- Intel Skylake[™] Platform Ultrabook, Notebook, PC
- Standard 12-V Rail Supply
- POL Supply from 1 to 4 Cells Li-Ion Battery
- Solid-State Disk Drive
- Embedded System

Description 3

The TPS62134x family of devices is an easy-to-use, synchronous step-down DC-DC converter, compatible with Intel Skylake platform applications such as Ultrabooks[™] and notebooks. The high performance DCS-Control[™] architecture provides fast transient response as well as high output voltage accuracy.

L1 TPS62134A 1 µH -0 V0 0.95 V. 3 A V_I o____ 3 to 17 V PVIN SW C1 C2 VOS AVIN . 47 μF 22 µF ΕN FBS $\tau^{\tilde{V_{DD}}}$ VID0 Hos VID1 499 kΩ -o V_(PG) LPM PG SS AGND PGND 470 pF

Typical Application Circuit


With a wide operating input-voltage range of 3 to 17 V, the devices are ideally suited for systems powered from either a Li-lon or other batteries as well as from 12-V intermediate power rails. The devices have a low-power mode where the output voltage is reduced by using the LPM pin. In addition, the devices support dynamic output-voltage change by using the VIDx pins. The LPM and VIDx pins help the system minimize power consumption in different operating modes.

The output-voltage startup ramp is controlled by the SS pin. The power sequencing is configurable by the enable (EN) and power good (PG) pins. In powersave mode, the devices show guiescent current of approximately 20 µA which maintains high efficiency over the entire load range. Short circuit protection and thermal shutdown protect the IC and external components from heavy current when the output is shorted to ground. The device is available in a 3-mm × 3-mm 16-pin VQFN package with thermal pad.

Device	Information ⁽¹⁾
--------	----------------------------

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS62134A		
TPS62134B	VOFN	2.00mm v 2.00mm
TPS62134C	VQFN	3.00mm x 3.00mm
TPS62134D		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



TPS62134A Efficiency

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Table of Contents

1	Feat	ures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History2
5	Dev	ice Comparison Table3
6	Pin	Configuration and Functions
7	Spe	cifications4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommend Operating Conditions 4
	7.4	Thermal Information 4
	7.5	Electrical Characteristic 5
	7.6	Typical Characteristics 6
8	Deta	ailed Description7
	8.1	Overview
	8.2	Functional Block Diagram7
	8.3	Feature Description8
	8.4	Device Functional Modes 11

10	Powe	er Supply Recommendations	17
11	Layo	ut	18
	11.1	Layout Guidelines	18
	11.2	Layout Example	18
	11.3	Thermal Considerations	19
12	Devi	ce and Documentation Support	20
	12.1	Device Support	20
	12.2	Documentation Support	20
	12.3	Related Links	20
	12.4	Receiving Notification of Documentation Updates	20
	12.5	Community Resources	20
	12.6	Trademarks	20
	12.7	Electrostatic Discharge Caution	20
	12.8	Glossary	21
13		nanical, Packaging, and Orderable	01
	infor	nation	21

9 Application and Implementation 12 9.1 Application Information 12 9.2 Typical Application 12

4 Revision History

CI	nanges from Revision D (April 2015) to Revision E Page
•	Added Note to <i>Power-Good Output (PG)</i> . PG blanking time condition for TPS62134A and TPS62134C
CI	nanges from Revision C (January 2015) to Revision D Page
•	Added the Program Output Voltage with External Resistor Divider section
CI	nanges from Revision B (August 2014) to Revision C Page
•	Changed the Device Information table 1
•	Added the Device Comparison Table
•	Moved the Storage temperature From the Handling Ratings table to the Absolute Maximum Ratings ⁽¹⁾ table
•	Changed the Handling Ratings table to the ESD Ratings table
•	Changed the Output voltage accuracy, PSM mode MAX value From: 2% To: 3%, Add test condition: $\overline{\text{LPM}}$ = High
CI	nanges from Revision A (August 2014) to Revision B Page
•	Add new device to <i>Device Comparison Table</i>
•	Indated the Eurotional Block Diagram image

-	opulled the runctional block blagram image	· /
•	Add new device to Table 1	9
•	Updated the Figure 16 in the Application Curves section	15
•	Updated Equation 8	17

Cł	nanges from Original (August 2014) to Revision A	Page
•	Switched the pin names of pin 8 and 9 in the Pin Functions table	3




5 Device Comparison Table

PART NUMBER	PACKAGE MARKING	OUTPUT VOLTAGE
TPS62134A	134A	
TPS62134B	134B	
TPS62134C	134C	See Table 1
TPS62134D	134D	

RGT Package

6 Pin Configuration and Functions



Pin Functions

PIN TYPE		TYPE	DESCRIPTION
NO.	NAME	TTPE	DESCRIPTION
1	VOS	Ι	Output voltage sense pin and connection for the control loop circuitry. The VOS pin must be connected directly at the output capacitor.
2	SW	PWR	This pin is a switch node and is connected to the internal MOSFET switches. Connect an inductor between the SW pin and output capacitor.
4	PG	0	Output power-good pin. The PG pin is an open drain and requires a pullup resistor. If this pin is not in use, leave it floating.
5	FBS	Ι	Output-voltage feedback pin. This pin is used for a positive remote sense of the load voltage. The FBS pin must be connected close to the load-supply node on the output bus.
6	AGND	_	Analog ground pin. The AGND pin must be connected directly to the exposed thermal pad and common ground plane.
7	SS	0	Soft-start pin. An external capacitor connected to this pin sets the soft-start time.
8	8 VID1 .		Output voltage coloction ning (V/IDv)
9	VID0	I	Output-voltage selection pins (VIDx).
10	AVIN	Ι	Supply-voltage pin for the internal control circuitry. Connect the AVIN pin to the same source as the PVIN pin.
11 12	PVIN	PWR	Supply-voltage pins for the internal power stage.
13	EN	Ι	Enable and disable input pin. An internal pulldown resistor maintains logic-level low if the pin is floating.
14 LPM I Low-power-r		Ι	Low-power-mode input pin.
15 PGND -			Power ground. The PGND pin must be connected directly to the exposed thermal pad and common
16 ground plane.			ground plane.
		_	The exposed thermal pad must be connected to the AGND (6) pin, PGND (15 and 16) pins, and common ground plane. The thermal pad must be soldered to achieve appropriate power dissipation and mechanical reliability.

Copyright © 2015–2016, Texas Instruments Incorporated

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating junction temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	AVIN, PVIN	-0.3	20	
V_{a}	EN, SW	-0.3	V _I + 0.3	V
Voltage at pins ⁽²⁾	SS, PG, VOS, VID0, VID1, LPM	-0.3	7	v
	FBS	-0.3	3	
Sink current	PG	0	2	mA
Operating junction temperature, T _J		-40	150	°C
Storage temperature	torage temperature, T _{stg}		150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground pin.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 $^{(1)}$	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22- $\rm C101^{(2)}$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommend Operating Conditions

over operating junction temperature range, unless otherwise noted.

			MIN	MAX	UNIT
VI	Input voltage (AVIN, PVIN)		3	17	V
V _(PG)	PG pin pullup resistor voltage		0	6	V
	Outrast assessed	$3 V \le V_I < 5 V$	0	3	٨
10	Output current $5 V \le V_1 \le 17 V$		0	3.2	A
TJ	Operating junction temperature		-40	125	°C

7.4 Thermal Information

		TPS62134x	
	THERMAL METRIC ⁽¹⁾	RGT (VQFN)	UNIT
		16 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	44.2	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	51.0	
$R_{\theta JB}$	Junction-to-board thermal resistance	16.6	°C/W
ΨJT	Junction-to-top characterization parameter	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	16.6	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	3.7	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.

4



7.5 Electrical Characteristic

 $T_J = -40$ °C to 125 °C and $V_I = 3$ V to 17 V. Typical values at $V_I = 12$ V and $T_J = 25$ °C, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
VI	Input voltage range		3		17	V
l _o	Operating quiescent current	EN = High, no load, device not switching $T_J = -40$ °C to 85 °C		20	35	μA
a		T _J = 125 °C			58	
I _{SD}	Shutdown current into AVIN and PVIN	EN = Low $T_J = -40 \text{ °C to } +85 \text{ °C}$		2	9	μA
00		T _J = 125 °C			18	F.
	the demonstration of the state of the second state	V _I falling	2.6	2.7	2.8	
V _(UVLO)	Undervoltage lockout threshold	V _I rising	2.8	2.9	3	V
T _{SD(th)}	Thermal shutdown threshold	T _J rising		160		
T _{SD(hys)}	Thermal shutdown hysteresis	T _J falling		20		°C
	. (EN, SS, PG, VIDx, LPM)					
V _{IH}	High-level input threshold voltage (EN, VIDx, LPM)		0.8	0.54		V
V _{IL}	Low-level input threshold voltage (EN, VIDx, LPM)			0.47	0.3	V
R _(PD)	Pull down resistor at EN, VIDx, LPM	EN, VIDx, $\overline{LPM} = low$		400		kΩ
R _(DIS)	Output discharge resistor	$EN = Low, V_O = 1 V$		20		kΩ
l _{lkg}	Input leakage current at EN, VIDx, LPM	EN, VIDx, $\overline{\text{LPM}}$ = 3.3 V		0.01	1	μA
~	Devices and threads and DO visite as	V _O rising	736	760	784	
V _{TH(PG)}	Power good threshold DC voltage	V _O falling	696	720	752	mV
V _{OL(PG)}	Power good output low voltage	$I_{(PG)} = -2 \text{ mA}$		0.07	0.3	V
I _{lkg(PG)}	Input leakage current at PG	V _(PG) = 1.8 V		1	400	nA
		PG rising		140		
t _{d(PG)}	Power good delay time	PG falling		20		μs
I _(SS)	SS pin source current		2.3	2.5	2.7	μA
POWER S	WITCH		H			
r _{DS(on H)}	High-side MOSFET on-resistance	$V_1 \ge 6 V$		90	170	0
r _{DS(on L)}	Low-side MOSFET on-resistance	$V_1 \ge 6 V$		40	70	mΩ
IL .	High-side MOSFET DC current-limit	V _I ≥ 5 V, T _J = 25 °C	3.6	4.4	5.4	
I _{L(LOW)}	High-side MOSFET DC current-limit at low output voltage	$V_{O} \le 0.3 V$		1.6		А
OUTPUT						
I _{lkg(FBS)}	Input leakage current at FBS	V _(FBS) = 1.1 V		1	100	nA
		PWM mode	-1%		1%	
V _{O(A)}	Output voltage accuracy	PSM mode, $\overline{\text{LPM}} = \text{High}^{(1)}$	-1%		3%	
$\Delta V_{O(\Delta IO)}$	Load regulation ⁽²⁾	$V_{\rm I} = 7.2 \text{ V}, \text{ I}_{\rm O} = 0.5 \text{ A to } 3.2 \text{ A}$		0.01		%/A
$\Delta V_{O(\Delta VI)}$	Line regulation ⁽²⁾	$3 \text{ V} \le \text{V}_{\text{I}} \le 17 \text{ V}, \text{I}_{\text{O}} = 1 \text{ A}$		0.003		%/V

(1) This is the accuracy provided by the device itself (line and load regulation effects are not included). External components effective value: L = 1 μ H and C_(OUT) = 47 μ F. Line and load regulation depend on external component selection and layout.

(2)




TPS62134A, TPS62134B, TPS62134C, TPS62134D SLVSC20E – JANUARY 2015–REVISED OCTOBER 2016

www.ti.com

7.6 Typical Characteristics

6






TPS62134A, TPS62134B, TPS62134C, TPS62134D SLVSC20E – JANUARY 2015–REVISED OCTOBER 2016

8 Detailed Description

8.1 Overview

The TPS62134x synchronous switched-mode power converters are based on DCS-Control[™] (direct control with seamless transition into power-save mode), an advanced regulation topology that combines the advantages of hysteretic, voltage-mode, and current-mode control including an AC loop that is directly associated to the output voltage. This control loop uses information about output voltage changes and feeds the information directly to a fast comparator stage. The control loop provides immediate response to dynamic load changes. For accurate DC load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low ESR capacitors.

The DCS-Control[™] topology supports PWM (pulse width modulation) mode for medium and heavy load conditions and a power-save mode (PSM) at light loads. During PWM mode, the devices operate at the nominal switching frequency in continuous conduction mode (CCM). This frequency is approximately 1 MHz (typical) with a controlled frequency variation depending on the input voltage. If the load current decreases, the converter enters PSM to sustain high efficiency down to very light loads. In PSM, the switching frequency decreases linearly with the load current. Because DCS-Control[™] supports both operation modes within one single building block, the transition from PWM to PSM is seamless without effects on the output voltage.



8.2 Functional Block Diagram

8.3 Feature Description

8.3.1 Enable and Shutdown (EN)

When the EN pin is set high, the device begins operation. The EN pin allows sequencing from a host or powergood output of another device.

The devices enter shutdown mode if the EN pin is pulled low with a shutdown current of 2 μ A (typical). During shutdown, the internal power MOSFETs as well as the entire control circuitry are turned off. The output capacitor is smoothly discharged by a 20-k Ω internal resistor through the VOS pin. An internal pulldown resistor of approximately 400 k Ω is connected and maintains EN logic low, if the pin is floating. The pulldown resistor is disconnected if the EN pin is high.

8.3.2 Undervoltage Lockout (UVLO)

If the input voltage drops, the undervoltage lockout prevents misoperation of the device by switching off both power MOSFETs. The UVLO threshold is set to 2.7 V (typical). The device is fully operational for voltages above the UVLO threshold and turns off if the input voltage trips the threshold. The converter begins operation again when the input voltage exceeds the threshold by a hysteresis of 200 mV (typical).

8.3.3 Soft-Start (SS) Circuitry

The internal soft-start circuitry controls the output-voltage slope during startup. This control avoids excessive inrush current and ensures a controlled output-voltage rise time. The control also prevents unwanted voltage drops from high-impedance power sources or batteries. When the EN pin is set high to begin device operation, the device begins switching after a delay of approximately 50 μ s and V_o rises up to the nominal value set by the VIDx pins with a slope controlled by an external capacitor connected to the SS pin. Leave the SS pin floating for the fastest startup.

The device can startup into a pre-biased output. During monotonic pre-biased startup, both power MOSFETs are not allowed to turn on until the internal ramp of the device sets an output voltage above the pre-bias voltage.

If the device is in shutdown mode, undervoltage lockout, or thermal shutdown, an internal resistor pulls the SS pin down to ensure a proper low level. Returning from those states causes a new startup sequence.

8.3.4 Switch Current-Limit and Short Circuit Protection

The TPS62134x family of devices is protected against heavy load and short circuit events. If an output short circuit is detected (V_O drops below 0.3 V), the switch current limit is reduced to 1.6 A (typical). If the output voltage rises above 0.4 V, the device operates in normal operation again.

At heavy loads, the current-limit determines the maximum output current. The current-limit supports output currents of 3 A with input voltages below 5 V and 3.2 A with higher input voltages. If the peak current-limit (I_L) is reached, the high-side MOSFET is turned off. Avoiding shoot-through current, the low-side MOSFET is switched on to sink the inductor current. The high-side MOSFET turns on again, only if the current in the low-side MOSFET has decreased below the low-side current-limit threshold of 3.2 A (typical).

Because of the internal propagation delay, the actual peak current of the high-side switch typically occurs above the DC value listed in the *Electrical Characteristic* table, especially in low duty-cycle applications. Use *Equation 1* to calculate the dynamic current-limit.

$$I_{L(dynamic)} = I_L + \frac{V_I - V_O}{L} \times 30 \text{ ns}$$

(1)

8.3.5 Output Voltage and LPM Logic Selection (VIDx and LPM)

The output voltage of the TPS62134x family of devices is selected by two VIDx pins and one $\overline{\text{LPM}}$ pin as listed in Table 1. A pulldown resistor of 400 k Ω is internally connected to the VIDx pins and $\overline{\text{LPM}}$ pin to ensure a proper logic level if the pin is high impedance or floating. The pulldown resistors are disconnected if the pins are pulled High.

8



Feature Description (continued)

The device has a low power mode (LPM) where the output voltage is reduced or disabled by using the LPM pin. While the LPM pin is asserted, the PG output remains high impedance. The device also achieves a dynamic output-voltage change by using the VIDx pins. This feature helps the system to minimize power consumption in standby or idle mode. The TPS62134B/D devices provide the full current even if the output voltage is set at 0.7 V in LPM mode.

PART NUMBER (INTEL SKYLAKE VRs)	LPM LOGIC	VID1 LOGIC	VID0 LOGIC	OUTPUT VOLTAGE (V)
	0	х	х	0 (LPM)
	1	0	0	0.850
TPS62134A (V _{CC(IO)} Rail)	1	0	1	0.875
	1	1	0	0.950
	1	1	1	0.975
	0	х	х	0.7 (LPM)
	1	0	0	0.80
TPS62134B (V _{CC(PRIM_CORE)} Rail)	1	0	1	0.85
(VCC(PRIM_CORE) Frain)	1	1	0	0.90
	1	1	1	0.95
	0	х	х	0 (LPM)
	1	0	0	0.80
TPS62134C (V _{CC(EDRAM)} / V _{CC(EOPIO)} Rail)	1	0	1	0.95
(*CC(EDRAM) / *CC(EOPIO) FRAN	1	1	0	1.00
	1	1	1	1.05
	0	x	х	0.7 (LPM)
	1	0	0	0.85
TPS62134D (V _{CC(PRIM_CORE)} Rail)	1	0	1	0.90
(* GG(PRIM_GORE) Fram)	1	1	0	0.95
	1	1	1	1.00

Table 1. Output Voltage Selection

8.3.6 Power-Good Output (PG)

The TPS62134x family of devices has a built-in power-good indicator. The PG signal can be used for startup sequencing of multiple rails. The PG pin is an open-drain output that requires a pullup resistor to any voltage below 6 V. The device has a fixed power-good threshold of 760 mV (rising edge) and 720 mV (falling edge). The PG rising edge has a delay time of 140 μ s (typical) and a falling edge has a delay time of 20 μ s (typical). The PG pin can sink 2-mA of current and maintain the specified logic low level. Table 2 lists the PG logic status in different operation conditions. The PG pin can be left floating if not used.

In LPM, the PG signal is latched as high impedance. When the device exits LPM, the PG has a 500-µs blanking time to ensure that the output voltage returns to the nominal value.

NOTE

For the TPS62134A and TPS62134C, if LPM is exited when the output voltage is between 0.5 V to 0.75 V, the PG pin may not have its 500-µs blanking time and may go briefly low as the output voltage returns to its set-point. To avoid this behavior, do not enter LPM or adjust the load and/or output capacitance or add an extra output discharge circuit to avoid this output voltage range when LPM is exited.

The TPS62134A and TPS62134C are not recommended for new Skylake or KabyLake, Intel designs. The TPS62134B or TPS62134D should be used in their place. These parts are pin to pin compatible facilitating a simple replacement. See *Table 1* for VID related changes.

Copyright © 2015–2016, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

Table 2. Power Good Logic

	PG LOGIC	PG LOGIC STATUS			
	HIGH IMPEDANCE	LOW			
Freble	$EN = high, \overline{LPM} = high, V_O > 760 mV$	\checkmark			
Enable	$EN = high, \overline{LPM} = high, V_O < 720 mV$		\checkmark		
LPM	$EN = high, \overline{LPM} = low$	\checkmark			
LPM, TPS62134B/D	$EN = high, \overline{LPM} = Low, V_O < 0.3 V$		\checkmark		
Shutdown	EN = Low		\checkmark		
Thermal shutdown			\checkmark		
UVLO	$0.5 \text{ V} < \text{V}_{(\text{AVIN})} < \text{V}_{(\text{UVLO})}$		\checkmark		
Power supply removal	$V_{(AVIN)} < 0.5 V$	\checkmark			

8.3.7 Single-Ended Remote Sense (FBS)

The devices allow a single-ended remote sense by connecting the FBS pin at the load. This function overcomes the parasitic resistance of the PCB traces and achieves an improved output-voltage regulation at the load. Avoid any noise coupled into the FBS trace. Use a solid ground plane to connect the ground return of the load with the AGND and PGND pins of the device. Connect the AGND and PGND pins directly to exposed thermal pad of the device. Figure 3 shows an example.




Figure 3. Remote Sense Connection

8.3.8 Thermal Shutdown

The junction temperature (T_J) of the device is monitored by an internal temperature sensor. If T_J exceeds 160°C (typical), the device goes into thermal shutdown. Both the high-side and low-side power MOSFETs are turned off. When T_J decreases below the hysteresis of 20°C, the converter resumes normal operation, beginning with a soft start.

Product Folder Links: TPS62134A TPS62134B TPS62134C TPS62134D



8.4 Device Functional Modes

8.4.1 PWM Operation and Power Save Mode

The device operates with pulse width modulation (PWM) in medium and heavy load with a fixed on-time circuitry (t_{on}) . Use Equation 2 to calculate the on-time in steady-state operation.

$$t_{on} = 1 \,\mu s \times \frac{V_O}{V_I}$$

(2)

The typical PWM switching frequency is 1 MHz. The frequency variation in PWM is controlled and depends on V_{I} , V_{O} , and the inductance. The switching frequency decreases with the input voltage to improve the efficiency in small duty-cycle applications.

To maintain high efficiency at light loads, the device enters PSM at the boundary to discontinuous conduction mode (DCM). In PSM, the switching frequency decreases linearly with the load current maintaining high efficiency. Use Equation 3 to calculate the switching frequency in PSM mode.

$$f_{\rm S(PSM)} = \frac{2 \times I_{\rm O}}{t_{\rm on}^2 \times \frac{V_{\rm I}}{V_{\rm O}} \times \frac{V_{\rm I} - V_{\rm O}}{L}}$$

(3)

See Figure 12 for the switching frequency variation over load and input voltage.



Application and Implementation 9

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS62134x family of devices are synchronous step-down converters based on the DCS-Control[™] topology. The following section discusses the design of the external components to complete the power-supply design for power rails in the Intel Skylake platform.

9.2 Typical Application




Figure 4. TPS62134A Typical Application

9.2.1 Design Requirements

The design guideline provides component selection to operate the device within the values listed in the Recommend Operating Conditions section. Meanwhile, the design meets the time and slew rate requirements of the Intel Skylake platform for V_{CC(IO)}, V_{CC(PRIM_CORE)}, V_{CC(EDRAM)}, and V_{CC(EOPIO)} rails. Table 3 lists the components used for the curves in the Application Curves section.

Table 3. List o	of Components	

REFERENCE	DESCRIPTION	MANUFACTURER
TPS62134x	High efficiency step down converter	ТІ
L1	Inductor, 1 μH, XFL4020-102ME	Coilcraft
C1	Ceramic capacitor, 22 µF, GRM21BR61E226ME44L	Murata
C2	Ceramic capacitor, 47 µF, GRM21BR60J476ME15L	Murata
C3	Ceramic capactor, 470 pF, GRM188R71H471KA01D	Murata
R3	Resistor, 499 k Ω	Standard

9.2.2 Detailed Design Procedure

9.2.2.1 Output Filter Selection

The first step of the design procedure is the selection of the output-filter components. The combinations listed in Table 4 are used to simplify the output filter component selection.

INDUCTOR	OUTPUT CAPACITOR										
INDUCTOR	22 μF	47 μF	100 μF	200 μF	400 μF						
0.47 μH											
1 µH		$\sqrt{(2)}$	\checkmark	\checkmark							
2.2 μH											

(1) The values in the table are nominal values, including device tolerances.

(2) This LC combination is the standard value and recommended for most applications.

9.2.2.2 Inductor Selection

The inductor selection is affected by several effects such as inductor-ripple current, output-ripple voltage, PWMto-PSM transition point, and efficiency. In addition, the selected inductor must be rated for appropriate saturation current and DC resistance (DCR). Use Equation 4 to calculate the maximum inductor current under static load conditions.

$$I_{(L)}max = I_{O}max + \frac{\Delta I_{(L)}max}{2}$$
$$\Delta I_{(L)}max = \frac{V_{O}}{L_{min} \times f_{S}} \times \left(1 - \frac{V_{O}}{V_{I}}\right)$$

where

- I(L)max is the maximum inductor current
- ΔI_(L)max is the maximum peak-to-peak inductor ripple current
- L_{min} is the minimum effective inductor value
- $f_{\rm S}$ is the actual PWM switching frequency

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current. A margin of approximately 20% is recommended to be added. The inductor value also determines the load current at which power save mode is entered:

$$I_{O(PSM)} = \frac{\Delta I_{(L)}}{2}$$
(5)

Table 5 lists inductors that are recommended to use with the TPS62134x device.

Table 5. List of Inductors

ТҮРЕ	INDUCTANCE (µH)	CURRENT (A)	DIMENSIONS (L × B × H, mm)	MANUFACTURER
XFL4020-102ME	1 µH	4.7	4 × 4 × 2	Coilcraft
DFE252012F	1 µH	5.0	2.5 × 2 × 1.2	Toko
DFE201612E	1 µH	4.1	2 × 1.6 × 1.2	Toko
PISB25201T	1 µH	3.9	2.5 × 2 × 1	Cyntec
PIME031B	1 µH	5.4	3.1 × 3.4 × 1.2	Cyntec

9.2.2.3 Output Capacitor

The recommended value for the output capacitor is 47 μ F. The architecture of the TPS62134x family of devices allows the use of tiny ceramic output capacitors which have low equivalent series resistance (ESR). These capacitors provide low output-voltage ripple and are recommended. Using an X7R or X5R dielectric is recommended to maintain low resistance up to high frequencies and to achieve narrow capacitance variation with temperature. Using a higher value can have some advantages such as smaller voltage ripple and a tighter DC output accuracy in PWM. See *Optimizing the TPS62130/40/50/60/70 Output Filter*, SLVA463 for additional information.

Note that in power save mode, the output voltage ripple depends on the output capacitance, ESR, and peak inductor current. Using ceramic capacitors provides small ESR and low ripple.

Copyright © 2015–2016, Texas Instruments Incorporated

(4)

SLVSC20E – JANUARY 2015 – REVISED OCTOBER 2016

9.2.2.4 Input Capacitor

For most applications, using a capacitor with a value of $22 \ \mu\text{F}$ is a recommended. Larger values further reduce input-current ripple. The input capacitor buffers the input voltage for transient events and also decouples the converter from the supply. A ceramic capacitor which has low ESR is recommended for best filtering and should be placed between the PVIN and PGND pins and as close as possible to those pins.

9.2.2.5 Soft-Start Capacitor

A capacitor connected between the SS pin and the AGND pin allows a user programmable startup slope of the output voltage. A constant current source supports 2.5 μ A to charge the external capacitance. Use Equation 6 to calculate the capacitor value required for a given soft-start time.

$$C_{(SS)} = t_{(SS)} \times \frac{2.5 \ \mu A}{V_O}$$

where

- C_(SS) is the capacitance (F) required at the SS pin
- t_(SS) is the desired soft-start time (s)

Leave the SS pin floating for fastest startup.

9.2.2.6 Program Output Voltage with External Resistor Divider

The TPS62134x family of devices extends the output voltage range by an external resistor divider, shown in Figure 5. The output voltage is then set by Equation 7.

$$V_{O} = V_{FBS} \times \left(1 + \frac{R1}{R2}\right)$$

where

V_{FBS} is the FBS pin voltage setting by the VIDx pins, as shown in Table 1

The maximum output voltage must be less than 1.9 V. The required feed forward capacitor, C4, improves the loop stability performance. 5 pF is sufficient for most of applications with the R1 and R2 values shown. R1, R2 and C4 must be located close to the IC.




Figure 5. TPS62134C 1.1-V Output




(7)



9.2.3 Application Curves

 $T_A = 25^{\circ}C$ and $V_I = 7.2$ V, unless otherwise noted.






TPS62134A, TPS62134B, TPS62134C, TPS62134D

SLVSC20E – JANUARY 2015 – REVISED OCTOBER 2016

$T_A = 25^{\circ}C$ and $V_I = 7.2 V$, unless otherwise noted.




Copyright © 2015-2016, Texas Instruments Incorporated

Product Folder Links: TPS62134A TPS62134B TPS62134C TPS62134D



17

$T_A = 25^{\circ}C$ and $V_1 = 7.2$ V, unless otherwise noted.



10 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 3 V and 17 V. Use Equation 8 to calculate the average input current of the TPS62134x device.

$$I_{I} = \frac{1}{\eta} \times \frac{V_{O} \times I_{O}}{V_{I}}$$
(8)

Ensure that the input power supply has a sufficient current rating for the application.

Copyright © 2015–2016, Texas Instruments Incorporated Submit Documentation Feedback
Product Folder Links: TPS62134A TPS62134B TPS62134C TPS62134D



11 Layout

11.1 Layout Guidelines

- TI recommends to place all components as close as possible to the device. Ensure that the input capacitor placement is as close as possible to the PVIN and PGND pins of the device.
- The VOS pin is noise sensitive and must be routed short and directly to the output of the output capacitor. This routing minimizes switch node jitter and ensures reliability.
- The direct common-ground connection of the AGND and PGND pins to the exposed thermal pad and the system ground (ground plane) is mandatory. To enhance heat dissipation of the device, the exposed thermal pad should be connected to bottom or internal layer ground planes using vias.
- Use wide and short traces for the main current paths to reduce the parasitic inductance and resistance.
- The capacitor on the SS pin should be placed close to the device and connected directly to those pins and the AGND pin.
- The inductor should be placed close to the SW pins, keeping this area small.
- Finally, the ground of the output capacitor should be located close to the PGND pins of the device.
- See Figure 19 for an example of component placement, routing, and thermal design.

11.2 Layout Example




Figure 19. TPS62134x Layout Example



11.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

The following lists three basic approaches for enhancing thermal performance:

- Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB by soldering the exposed thermal pad
- · Introducing airflow in the system

For more details on how to use the thermal parameters, see the application notes, *Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs* (SZZA017), and *Semiconductor and IC Package Thermal Metrics* (SPRA953).

12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Documentation Support

12.2.1 Related Documentation

- Optimizing the TPS62130/40/50/60/70 Output Filter, SLVA463
- Semiconductor and IC Package Thermal Metrics, SPRA953
- Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs, SZZA017

12.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	PRODUCT FOLDER TECHNICAL DOCUMENTS		SUPPORT & COMMUNITY
TPS62134A	Click here	Click here	Click here	Click here
TPS62134B	Click here	Click here	Click here	Click here
TPS62134C	Click here	Click here	Click here	Click here
TPS62134D	Click here	Click here	Click here	Click here

Table 6. Related Links

12.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.6 Trademarks

DCS-Control, the DCS-Control, E2E are trademarks of Texas Instruments. Skylake, Ultrabooks are trademarks of Intel. All other trademarks are the property of their respective owners.

12.7 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



12.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device		Package Type	Package Drawing	Pins	Package Qty		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS62134ARGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134A	Samples
TPS62134ARGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134A	Samples
TPS62134BRGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134B	Samples
TPS62134BRGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134B	Samples
TPS62134CRGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134C	Samples
TPS62134CRGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134C	Samples
TPS62134DRGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134D	Samples
TPS62134DRGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134D	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Texas

NSTRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62134ARGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134ARGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134ARGTT	VQFN	RGT	16	250	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134BRGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134BRGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134BRGTT	VQFN	RGT	16	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134BRGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134CRGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134CRGTT	VQFN	RGT	16	250	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134DRGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134DRGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134DRGTT	VQFN	RGT	16	250	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



PACKAGE MATERIALS INFORMATION

3-Jun-2023




*All dimensions are nominal							r
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62134ARGTR	VQFN	RGT	16	3000	552.0	346.0	36.0
TPS62134ARGTR	VQFN	RGT	16	3000	338.0	355.0	50.0
TPS62134ARGTT	VQFN	RGT	16	250	338.0	355.0	50.0
TPS62134BRGTR	VQFN	RGT	16	3000	552.0	346.0	36.0
TPS62134BRGTR	VQFN	RGT	16	3000	338.0	355.0	50.0
TPS62134BRGTT	VQFN	RGT	16	250	205.0	200.0	33.0
TPS62134BRGTT	VQFN	RGT	16	250	552.0	185.0	36.0
TPS62134CRGTR	VQFN	RGT	16	3000	338.0	355.0	50.0
TPS62134CRGTT	VQFN	RGT	16	250	338.0	355.0	50.0
TPS62134DRGTR	VQFN	RGT	16	3000	338.0	355.0	50.0
TPS62134DRGTR	VQFN	RGT	16	3000	552.0	346.0	36.0
TPS62134DRGTT	VQFN	RGT	16	250	338.0	355.0	50.0

TEXAS INSTRUMENTS

www.ti.com

3-Jun-2023

TUBE




- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TPS62134ARGTR	RGT	VQFN	16	3000	381	4.83	2286	0
TPS62134ARGTT	RGT	VQFN	16	250	381	4.83	2286	0
TPS62134BRGTR	RGT	VQFN	16	3000	381	4.83	2286	0
TPS62134BRGTT	RGT	VQFN	16	250	381	4.83	2286	0
TPS62134CRGTR	RGT	VQFN	16	3000	381	4.83	2286	0
TPS62134CRGTT	RGT	VQFN	16	250	381	4.83	2286	0
TPS62134DRGTR	RGT	VQFN	16	3000	381	4.83	2286	0
TPS62134DRGTT	RGT	VQFN	16	250	381	4.83	2286	0

GENERIC PACKAGE VIEW

VQFN - 1 mm max height PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




RGT0016C



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RGT0016C

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RGT0016C

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated