

# DS250DF410EVM User's Guide

The DS250DF410 is a four-channel multi-rate retimer with integrated signal conditioning. It is used to extend the reach and robustness of long, lossy, crosstalk-impaired high-speed serial links while achieving a bit error rate (BER) of 10-15 or less. Each channel of the DS250DF410 independently locks to serial data rates in a continuous range from 20.6 Gbps to 25.8 Gbps or to any supported sub-rate (÷2 and ÷4), including key data rates such as 10.3125 Gbps and 12.5 Gbps. The DS250DF410 has a single power supply and minimal need for external components. These features reduce PCB routing complexity and BOM cost. The advanced equalization features of the DS250DF410 include a low-jitter 3-tap transmit finite impulse response (FIR) filter, an adaptive continuous-time linear equalizer (CTLE), and an adaptive decision feedback equalizer (DFE). This enables reach extension for lossy interconnect and backplanes with multiple connectors and crosstalk. The integrated CDR function is ideal for front-port optical module applications to reset the jitter budget and retime the high-speed serial data. The DS250DF410 implements 2x2 cross-point on each channel pair, providing the host with both lane crossing and fanout options.

The DS250DF410 can be configured via the default SMBus slave mode or with an external EEPROM. Up to 16 devices can share a single EEPROM. A non-disruptive on-chip eye monitor and PRBS generator and checker functions allow for in-system diagnostics. With this kit, users can quickly evaluate the DS250DF410 retimer performance.



#### Contents

1	Hardware Description and Setup	3
2	Software Description	4
3	Best Practices and Usage Tips	21
4	Test Case Examples	22
5	Supplemental Documents	22
6	EVM Cable Assemblies	23

## List of Figures

1	DS250DF410EVM, Showing Connections for Power, Signal, and USB Communications	3
2	Download SigCon Architect from www.ti.com	4
3	Sigcon Architect Start-Up Screen	5
4	Capture Illustrating the "Manage Devices" Pop-Up Window for Adding New Part Numbers to the "Selection" Panel	6
5	Low-Level Page Capture Illustrating the Different Block Select Options	7
6	Low-Level Page Capture After Selecting Access to an Individual Register	7
7	Eye Monitor Page for DS250DF410 Profile	8
8	EEPROM Page for DS250DF410 Profile	9
9	High-Level Page, with Block Diagram Tab Selected	10
10	High-Level Page, with Device Status Tab Selected	11
11	Rx EQ/DFE Tab	12
12	Cross-Point Tab, Default Mode Selected	14
13	Cross-Point Tab, Fanout Mode Selected	14
14	Cross-Point Tab, Lane Crossing Mode Selected	15
15	CDR Tab, Standard Mode Selected	16
16	CDR Tab, Manual Mode Selected	17
17	TX FIR Tab	18
18	PRBS Tab, PRBS Generator Configuration	19
19	PRBS Tab, PRBS Checker Configuration	20
20	SDD21 Loss Characteristic of Example Test Case	22

# Trademarks

All trademarks are the property of their respective owners.



## 1 Hardware Description and Setup

The general procedure for setting up and testing with the DS250DF410 Evaluation Module (DS250DF410EVM) hardware is as follows:

- 1. Check the EVM jumper settings to ensure they match Figure 1 below.
- 2. Connect the EVM to a PC using the provided USB cable.
- 3. Connect 3.3V power (2A max) as shown below. The EVM has an on-board 3.3V-to-2.5V regulator to supply the Retimer with the required 2.5V. Make sure multiple jumpers are used on header J10.



#### Figure 1. DS250DF410EVM, Showing Connections for Power, Signal, and USB Communications

4. Connect the EVM to the system under test.

The default EVM configuration has four differential RX inputs and four differential TX outputs accessible to the user. Connect the RX and TX signals to the test channel using Huber+Suhner 1x8 MXP cable assemblies (See Section 6 for ordering information).

**NOTE:** All TX and RX channels are AC coupled with physical 220 nF capacitors on the evaluation board, so external AC coupling capacitors are not needed when using this EVM.

## 2 Software Description

# 2.1 Setup

SigCon Architect Installe

The **one-time** procedure for installing the GUI software is as follows:

- 1. Download and install the TI SigCon Architect GUI. The steps for installing the software are as follows:
  - 1. Go to www.ti.com/tool/sigconarchitect and download the latest version of SigCon Architect. At the time this document was written, the latest version of SigCon Architect is 2.0.0.4.

CTIVE) SIGCONARCHITECT						
Description	& Features	Technical Documents	5	🚑 Support &	Community	Grder Now
escription						
ie Texas Instruments SigCon Arch in interaction with several different rovides an interactive GUI for support ommunications.	itect utility tool pro it high speed signal ported devices to a	vides a simple to use and robust sys conditioning TI devices. This softwa ccess device features via SMBus and	stem re I SPI			
igCon Architect is a LabView-based RTE) is installation prerequisites. P	d GUI, and for prop lease select from th	er operation, LabView Run-Time Eng ne following installation options:	jine			
gCon Architect Installer (Run-Time	e Engine NOT embe	dded):				
· For users who already have Lab	View RTE installed					
For users who do not have Laby active Internet connection	/iew RTE but will be	installing SigCon Architect on a PC v	with an			
gCon Architect Installer wRTE (Ru	n-Time Engine emb	edded);				
For users who do not have Laby without an active internet conner	/iew RTE and will be e <mark>c</mark> tion	e installing SigCon Architect on a PC				
mportant Notes:						
• SigCon Architect has only been	validated for use wi	ith Windows 7				
<ul> <li>For scripting utility options with</li> </ul>	in SigCon Architect,	Python v2.7 is required.				
Order Now						
Part Number	Buy from	n Texas Instruments or Third Party	Status	Current Version	Version Date	
SIGCONARCHITECT	Downlo	ad	ACTIVE	V2.0.0.0	05-MAY-2015	

#### Figure 2. Download SigCon Architect from www.ti.com

- 2. Extract the executable file (.EXE) from the downloaded file and run the executable.
- 3. Follow the installation wizard's instructions to install SigCon Architect.
- 4. Request download link for the DS250DF410 profile file via "Special Note" link. Software access will be granted with TI MySecure software access.
- 5. Extract the executable file (.EXE) from the downloaded file and run the executable.

- 2. Run the SigCon Architect software.
  - 1. Start the software by double-clicking its icon on the desktop.
  - 2. On the "Selection" panel, the DS250DF410 should appear.
  - 3. If DS250DF410 is not listed:
    - 1. Go to "Device" tab and choose "Manage Devices".
    - 2. Click on "+" icon and then select the "DS250DF410" device model.
    - 3. Fill in the "New Device Name" DS250DF410 is recommended.
    - 4. Select the slave address as configured on EVM (typical setting is 0x30).
    - 5. Click "OK".
  - 4. Navigate to the "Configuration" page of DS250DF410 via the "Selection" panel. Choose "Slave Address" "0x30" from the drop down menu. Verify the "USB2ANY Details" specify "USB2ANY 0", and click "Apply". Successful connection is indicated by the green "CONNECTED" indicator on the bottom of the application.

🛐 SigCon Architect	
File Script Device Help	
	SigCon Architect      When in Demo Mode, click "Apply" on the profile Configuration Page to enable access to other pages
Selection       ◇ D3250DF410       ◇ Configuration       ◇ Low Level Page       ◇ EEPROM Page       ◇ High level Page       ◇ LMH1218       ◇ Configuration       ◇ LWEVE Page       ◇ High level Page       ◇ High level Page       ◇ Eye Monitor Page	Device Model # of Channels Slave Address DS250DF410 4 Dx30 • Toggle LED Apply DS250DF410 Datasheet: SNLS456 DS250DF410EVM User's Guide: SNLU203
Select page	<ul> <li>DS250DF410 25 Gbps Multi-Rate 4-Channel Retimer</li> <li>Quad-Channel Multi-Rate Retimer with Integrated Signal Conditioning</li> <li>All Channels Lock Independently from 20.6 to 25.8 Gbps (including Sub-Rates like 10.3125 Gbps, 12.5 Gbps, and more)</li> <li>Ultra-low Latency: &lt; 500 ps typical for 25.78125 Gbps data rate</li> <li>Single Power Supply, No Low-Jitter Reference Clock Required, and Integrated AC Coupling Capacitors to Reduce Board Routing Complexity and BOM Cost</li> <li>Integrated 2x2 Cross Point</li> <li>Adaptive Continuous Time Linear Equalizer (CTLE)</li> <li>Adaptive Decision Feedback Equalizer (DFE)</li> </ul>
	Online Documentation
	Profile Version: 1.0.0.2
Idle	CONNECTED 🛛 🖑 TEXAS INSTRUMENT

Figure 3. Sigcon Architect Start-Up Screen



Software Description



#### Figure 4. Capture Illustrating the "Manage Devices" Pop-Up Window for Adding New Part Numbers to the "Selection" Panel

3. Once connection is successfully established, users can read and write various settings to the device in real-time, using the functional pages.

# 2.2 Functional Pages

#### 2.2.1 Low-Level Page

The low-level page allows the user to read and write to all registers on the DS250DF410. To access it, navigate to the "Low Level Page", as shown below.

- The user may click "Read All" to load the data in each register from the device to the "Register Map."
- The user may access the Shared, Global or Channel registers via "Block Select."
- To Read a register:
  - Type the readable address in the "Current Address" text box or select a register from the Register Map.
  - Click "Read Register". The data in this register will appear in the "Data" text box.
- To Write a register:
  - Type the writeable address in the "Current Address" text box or select a register from the Register Map.
  - The user may either type the data value (in HEX) to write to this address in the "Data" text box, or check/uncheck boxes as desired for individual bits within the register. Then click "Write Register."
  - If Broadcast is selected for channel register writes, the specified write will be performed to all channels in the device.



#### Software Description

📴 SigCon Architect								
File Script Device Help								
		Sig	gCon Ar	chitect	nen in Demo Mode, click "Apply" on t	he profile Configuratio	Demo	) Mode rpages
Selection	Block Select Shared Registers Register Map Block / Register Name Global Registers Global Registers Channel 0 Channel 1 Channel 1 Channel 3	Expand Al	Collapse All	Current Address × 0 Data × 0 Write Register Broadcast Read Register Read All Reset Device Load Config Save Config Will Overwrite all Registers.	Mask Register Data		Mask Value x FF Description	
luie						CONNECTED	TEAAS INSTRU	MENTS

Figure 5. Low-Level Page Capture Illustrating the Different Block Select Options

				01	~		1			
				Sig	jC	on A	rchitect	hen in Demo Mode, click "Apply" o	n the profile Con	figuration Page to enable access to ot
50DF410	Block Select									
onfiguration	Channel 0		_		-		_			
e Monitor Page	Register Map		Ex	pand Al		Collapse A				
PROM Page	Block / Register Name	Address	Default	Mode	Size	Data		Mask Register Data		Mask Value
Jh level Page	0x71	0x71	0x00	RW	8	0x23	Current Address	7 m RESERVEDI	11	x D
218 Infiguration	0x72	0x72	0x00	RW	8	0x00	× 78		01	<u> </u>
w Level Page	0x73	0x73	0x00	R/W	8	0x00	1		oj (01	
ah level Page	0x74	0x74	0x00	RW	8	0x00	Data			
e Monitor Page	0x75	0x75	0x00	RW	8	0x00	× 30	4 CDR_LOCK		
	0x76	0x76	0x21	RM	8	0x21		3 CDR_LOCK	7041 [0]	
	0x77	0x77	0x1A	RAV	8	0x1A	Write Register	2 SD_INT[0]		
	0x78	0x78	0x00	R	8	0x30		1 EOM_VRANC	E_LIMIT_ERR	(OR[0]
	0x79	0x79	0x10	RW	8	0x10	Broadcast		VT[0]	
	0x7A	0x7A	0x00	RW	8	0x00	Devel Deviator	Fight Descended as		
	0x7B	0x7B	0x00	R/W	8	0x00	Read Register	Field Description		
	0x7C	0x7C	0x00	R	8	0x00	Read All	Field Name	Access	Description
	0x7D	0x7D	0x48	R/W	8	0x48		RESERVED[7:6]	R	RESERVED
	0x7E	0x7E	0x13	RM	8	0x13	The second	SD_STATUS[5:5]	R	Primary observation point for
	0x7F	0x7F	0x2A	RM	8	0x2A	Reset Device			signal detect status
	0x80	0x80	0x00	R	8	0x17		CDR_LOCK_STATUS[4:4]	R	Primary observation point for
	0x81	0x81	0xE4	R	8	0xE5	Load Config			CDR lock status
	0x82	0x82	0x00	R/W	8	0x00		CDR LOCK INT[3:3]	R	Requires that channel
	0x83	0x83	0x00	R	8	0x00	Save Config			register 0x79[1] be set.
	0x84	0x84	0x00	R	8	0x00				1: Indicates CDR has
	0x85	0x85	0x00	R	8	0x00	Note: Load Config			achieved lock, lock goes from
	0x86	0x86	0x00	R	8	0x00	will Overwrite all			LOW to HIGH. This bit is
	0x87	0x87	0x00	R	8	0x00	Registers.			cleared after reading. This bit
	0x88	0x88	0x00	R	8	0x00				will stay set until it has been
	0x89	0x89	0x00	R	8	0x00		n second contraction of the second		cleared by reading.
	0x8A	0x8A	0x00	R	8	0x00		SD_INT[2:2]	R	Requires that channel
	0x8B	0x8B	Ux00	RAV	8	0x00				1: Indicates signal datest
	Dx8C	0x8C	UXUU	RW	8	0x00				etatue hae changed This will
	0x8D	0x8D	Ux02	RW	8	0x00				trigger when signal detect
	Dv0E	I OVOE	LOVOO	L R 66(	1.8	1.0v00	-			ungger when aight deteut

## Figure 6. Low-Level Page Capture After Selecting Access to an Individual Register



#### 2.2.2 Eye Opening Monitor (EOM) Page

The Eye monitor page allows the user to visualize DS250DF410 eye plots, a means of assessing received signal quality after equalization.

- Select the channel for eye plotting. Note that plots can only be generated for a given channel if "CDR Locked" is indicated.
- The EOM\_SEL\_VRANGE pull-down allows the user to adjust the vertical scale for eye plots.
- The user may perform a "Single Capture" of eye monitor plot, or select "Continuous Capture" to accumulate multiple plots over a period of time.
- The Horizontal Eye Opening (HEO) and Vertical Eye Opening (VEO) may be read on the Eye Monitor page.
- If the user desires to do their own analysis or post-processing of the EOM data, the "Export Raw Data" and "Export Density" buttons respectively generate an Excel spreadsheet containing the 63x63 eye monitor values matrix.



Figure 7. Eye Monitor Page for DS250DF410 Profile

## 2.2.3 EEPROM Page

The SigCon Architect EEPROM page allows the user to either create a DS250DF410 Hex file that is programmable to an EEPROM or configure a DS250DF410 device based on values from an existing DS250DF410 Hex file.

File Script Device Help											
			S	igCor	ı Arc	hitect	hen in Demo Mo	de, click "Apply	" on the profile Configuration P	Page to enable access	Demo Moo to other pag
Selection           OB250DF410           OCONFIGURATION           OCONFIGURATION           OCONFIGURATION           OCONFIGURATION									Load From Hex File	Write EEPRON	to 1 Hex
	No. of Device EEPR	OM Size							Address	EEPROM Data	
	1 🚔 512 F	∃ytes 💌							0x0	0x70	
- Configuration									0x1	0x00	-
-      Low Level Page     High level Page									0x2	0x10	
→ Eve Monitor Page									0x3	0x00	
• -,• -,•			Slot Update	Details		Address/Slot list S	Selection		Ox4	0x33	
				-	_	Device Address	Slot#		0x5	0x00	
	FERRON U.S. das		Slot #	0 📑	2	0x30	0		0x6	0x00	
	EEPROM Header								0x7	0x33	
	Common Channel?		All SIDE	5					0x8	0x00	
	Address Man Enabled	,   '							0x9	0x00	
	Mudrooo map Enastes.	1	Update S	lot From Devic	e				0xA	0x33	
	EEPROM > 256?								0xB	0x00	
	Enable CBC2		Update D	evice From Slo	ot				0xC	0x00	
									0xD	0x33	*
	Major Channel Settings : Slor	t <b>O</b>									
	Parameters	Channel 0	Channel 1	Channel 2	Channel	3					<b>^</b>
	EOM_SEL_VRANGE	0x00	0x00	0x00	0x00						=
	ADAPT_MODE	0x00	0x00	0x00	0x00						
	EQ_BST0	0x00	0x00	0x00	0x00						
	EQ_BST1	0x00	0x00	0x00	0x00						-
	•										- F
-											
Idle									CONNECTED	🚸 Texas In	STRUME

Figure 8. EEPROM Page for DS250DF410 Profile

The user may choose to update the EEPROM page settings based on values read from the DS250DF410 device by clicking "Update Slot from Device". To create the programmable hex file, click "Write to EEPROM Hex". Note that the evaluation module does not include an EEPROM, but there is a socket for a standard 6-pin EEPROM (XU1). SigCon Architect cannot directly program the EEPROM. The EEPROM Hex File can be burned on the EEPROM via I<sup>2</sup>C communication (i.e. AARDVARK or equivalent interface adapter). The EEPROM control settings are described in greater detail below.

- Common Channel: If this box is checked, all channels receive the same configuration. Different devices can receive different configurations, but within one device, all channels will receive the same configuration. If this box is unchecked, then the EEPROM will store the configuration as unique channel configurations. Each of the four channels can receive a unique configuration.
- EEPROM>256:
  - This setting must be enabled if there are more than 4 EEPROM slots.
  - When this box is checked, the "EEPROM Size" drop down menu is automatically populated by 512 Bytes if previously populated by 256 Bytes.
  - When this box is unchecked, the "EEPROM Size" drop down menu is automatically populated by 256 Bytes. Up to 4 EEPROM slots can be programmed.
- Enable CRC: If enabled, each device will have a CRC value specific to the base header, address map header, and data. If disabled, the CRC is not computed.
- Slot Update Details: The number of slots refers to the total number of unique SMBus register settings to load from the EEPROM. The user can choose to update all slots, or which slot # to update the SigCon Architect EEPROM page from.



- EEPROM Size: The EEPROM size must be set to 256, 512, or 1024 bytes. A single external EEPROM can be used by up to 16 DS250DF410 devices.
  - The first 3 bytes of EEPROM data is the base header. The base header contains the CRC enabled, address map header enabled, EEPROM<256 bytes, device count, and maximum EEPROM burst size settings.
  - If multiple devices are programmed, an address map header is needed for each device. The address map header specifies the CRC value and the Device EEPROM Start Address.
  - EEPROM Size ≤ 256 Bytes:
    - EEPROM Size = 3 Bytes (Base Header) + # of devices \* 8 Bytes/device (Address Header) + # of slots \* 66 Bytes/slot (Data)
  - EEPROM Size > 256 Bytes:
    - EEPROM Size = 3 Bytes (Base Header) + # of devices \* 12 Bytes/device (Address Header) + # of slots \* 66 Bytes/slot (Data)

#### 2.2.4 High-Level Page

#### 2.2.4.1 Overview

The High-Level Page on the Selection Panel enables the user to easily configure and/or check the status of the DS250DF410 high-speed data path functional blocks: Clock and data recovery (CDR), Receiver equalization, Transmitter output driver, PRBS generator and checker, and cross-point. The Figure 9 below shows the landing page after uses selects "High-Level Page on the Selection Panel. The first button option is the "Block Diagram", an illustrative page highlighting the DS250DF410's functional stages. The configuration features for the additional tabs within the High-Level Page are described further in the next sub-sections.



Figure 9. High-Level Page, with Block Diagram Tab Selected



## 2.2.4.2 Device Status

In order to view a real-time high-level summary of the current device status and control settings, navigate to the "High Level Page", and choose the "Device Status" tab. Click "Refresh From Device" to ensure the settings shown are from the device. The settings on this page are not editable.

- Signal Detect Status: For each channel the device status is displayed as "Signal Not Detected" if there is no detectable signal present at the RX side of this channel or "Signal Detected" if there is a signal present at the RX side of this channel.
- CDR Locked: For each channel the CDR lock status is displayed. Note that each channel's CDR status and configuration is independent from the others.
- EQ Boost: This field displays the Rx Continuous-Time Linear Equalizer (CTLE) boost value as a four digit figure. Each digit corresponds to one of the four CTLE stages, and each can have a value from 0 to 3.0 represents minimum boost and 3 represents maximum boost in each stage, so the maximum possible boost setting is "3333" and the minimum possible boost setting is "0000."
- DFE Taps: The boost values in mV for each of the five Decision Feedback Equalizer (DFE) taps are displayed here.
- HEO and VEO: The HEO and VEO values in mV are displayed for each of the retimer channels.
- Tx FIR filter taps: The Device Status tab displays the current decimal value and polarity for the FIR pre-cursor, main-cursor and post-cursor taps for each of the channels. The coefficient sum (i.e. absolute sum of the FIR tap values) is also displayed. Finally, the page displays approximate values for the effective post-cursor and pre-cursor de-emphasis based on the channel's current FIR tap settings.

🛐 SigCon Architect												- C 💌
File Script Device Help												
				S	SigC	on Ar	chite	ct	mo Mode, click	"Apply" on the profile	Configuration F	Demo Mode age to enable access to other pages
Selection     ◆       ◇ DS250DF410     -       ◇ Configuration     -       ◇ Low Level Page     -       ◇ EEPROM Page     -       ◇ High level Page     -       ◇ Limit 1218     -	Update Time(i 5000 Channel Selec Channel 3	n_ms) SD Settin © SM En © Force © Force	ngs habled Enabled Disabled	Channel Indic Signal Dei CDR Loc	cators tected cked			<ul> <li>Res All CI</li> <li>Res</li> </ul>	et CDR hannels set CDR	Apply to All Channels Apply to Channel	Rese	t Device Sh From File
<ul> <li></li></ul>	Block D	iagram Di	evice Status	P .	RX EQ/E	> DFE	Crosspoir	it Switch	CDR	<u>*</u> ]		$2^n-1$ PRBS Gen/Checkr
└ ♦ Eye Monitor Page	Continuous	s Status Update?								U	pdating Chanr	nel 2
	Channel 0	🔵 Signal Detected 🌏 CDR Locked	1100 1.8125 562.5	EQ Boost - HEO(UI) + VEO(mV) +	3 0 0	DFE Taps 1 DFE Taps 2 DFE Taps 3	+ 0 + 0 +0	DFE Taps 4 DFE Taps 5 Pre-Cursor	+26 +0 26	Main Cursor Post-Cursor Co efficient Sum	1.15 0 0	Approx. VOD(V p-p) Approx. Pre DEM(dB) Approx. Post DEM(dB)
	Channel 1	Signal Detected CDR Locked	0000 0 3.125	EQ Boost - HEO(UI) + VEO(mV) +	3 0 0	DFE Taps 1 DFE Taps 2 DFE Taps 3	+ 0 + 0 +0	DFE Taps 4 DFE Taps 5 Pre-Cursor	+26 +0 26	Main Cursor Post-Cursor Co efficient Sum	1.15 0 0	Approx. VOD(V p-p) Approx. Pre DEM(dB) Approx. Post DEM(dB)
	Channel 2	Signal Detected CDR Locked	0000 0 0	EQ Boost - HEO(UI) + VEO(mV) +	3 0 0	DFE Taps 1 DFE Taps 2 DFE Taps 3	+ 0 + 0 +0	DFE Taps 4 DFE Taps 5 Pre-Cursor	+26 +0 26	Main Cursor Post-Cursor Co efficient Sum	1.15 0 0	Approx. VOD(V p-p) Approx. Pre DEM(dB) Approx. Post DEM(dB)
	Channel 3	😑 Signal Detected 😑 CDR Locked	3313 0.625 312.5	EQ Boost - HEO(UI) + VEO(mV) -	10 1 0	DFE Taps 1 DFE Taps 2 DFE Taps 3	- 6 - 0 +0	DFE Taps 4 DFE Taps 5 Pre-Cursor	+26 +0 26	Main Cursor Post-Cursor Co efficient Sum	1.15 0 0	Approx. VOD(V p-p) Approx. Pre DEM(dB) Approx. Post DEM(dB)
elect page										CON	NECTED	👋 Texas Instruments

Figure 10. High-Level Page, with Device Status Tab Selected

Software Description



#### 2.2.4.3 Rx EQ/DFE

The Rx EQ/DFE tab provides the user with full status and control capability of the DS250DF410 Rx equalization functions. The Figure 11 below illustrates the Rx EQ page functions, which are described below in more detail.



Figure 11. Rx EQ/DFE Tab

- Adapt Mode
  - Upon landing on the Rx EQ page, the GUI will display the current status for the retimer adapt mode for the channel selected in the Channel Select pull-down.
  - The Rx EQ page allows the user to set the DS250DF410 device to any of the four available adapt modes. To do so, the user should click on the desired adapt mode then click "Apply to Channel" to configure a specific retimer channel. Alternatively the user may broadcast the new adapt mode setting by clicking on "Apply to all channels."
- CTLE Settings
  - Select the desired channel on Channel Select pull-down.
  - The GUI will display the current CTLE boost value on the EQ Boost field of the CTLE Settings section.
  - If the user wishes to manually set the EQ value:
    - Adapt Mode 0 may be selected (i.e. no adaption mode).
    - Check the "Enable CTLE Boost Override" option.
    - Click on "Reset CDR" button on the top right of page.
  - Boost 3 Limiting bit
    - When checked, this option configures the last CTLE boost stage to have a limiting output.
  - VGA (Variable Gain Amplifier) gain bit
    - When checked, it enables the Rx VGA block.

- EQ Hi gain mode bit
  - When checked, the EQ is set to the high-gain mode of operation. This bit is enabled by default.
- EQ boost table If the user wishes to customize the sixteen value CTLE boost table:
  - The user can enter the desired values individually on the "CTLE Boost Settings".
  - After entering all of the CTLE table values, the user should click on "Save as CTLE" button to save the file.
  - This CTLE table file can be loaded for use with new devices by clicking "Load CTLE" and selecting the file from its location.
- DFE Controls
  - Upon landing on the "Rx EQ" tab, the" DFE Controls" section will display the current weight values and polarities for the five DFE taps for the selected channel.
  - The user may check the "DFE Override" box to manually configure the DFE tap values.
  - The user may enable continuous DFE adaption by checking the corresponding box on the "DFE Controls" section.

## 2.2.4.4 Cross-Point Switch

The cross-point tab allows the user to easily configure the 2x2 cross-point implemented for each of the adjacent channel pairs of the DS250DF410 retimer.

- With the "Pair Select" pull-down, the user can choose which cross-point pair to configure (0-1, or 2-3.)
- The cross-point mode is selected using the "Crosspoint Configuration" pull-down.
- The cross-point channels mappings are illustrated on the "Crosspoint Settings" table on the page, and the displayed color matches the current cross-point mode.

There are three cross-point configuration modes selectable via the "Crosspoint Configuration" pull-down:

- Default
  - The transmitter for a given channel obtains data from its own receiver.
- Fanout
  - Upon selecting the "Fanout" option on the pull-down, the user will be asked to select a channel on the "Broadcast Channel" pull-down.
  - After the user selects the broadcast channel and clicks on "Broadcast", the received data for the selected channel will be output both on its Tx output and also on the Tx output of its cross-point pair channel.
- Lane Crossing
  - Upon selecting the "Lane Crossing" option, the GUI will automatically configure the cross-point pair in question such that the Tx output of a given channel obtains its data from the Rx of its adjacent cross-point pair channel



#### Software Description



Figure 12. Cross-Point Tab, Default Mode Selected



Figure 13. Cross-Point Tab, Fanout Mode Selected



#### Software Description



Figure 14. Cross-Point Tab, Lane Crossing Mode Selected

## 2.2.4.5 CDR (Clock and Data Recovery)

The CDR tab provides a quick way to configure the DS250DF410 retimer to operate at the desired data rates and sub-rates. The DS250DF410 channels must each be pre-programmed for the expected data rate(s) to ensure CDR lock. On the CDR tab the user can select between the Standard and Manual modes of CDR lock configuration.

- Upon landing on the CDR tab, the page will automatically display the mode that the retimer is currently set to, along with the data rate setting and also the divider setting (in the case of Manual Mode.)
- Standard Mode allows the user to program the retimer rate/sub-rate to one of within a set of predefined standard values.
  - Select the desired channel on Channel Select pull-down.
  - The user first clicks on the "Standard Mode" option on the page.
  - The user then selects the desired rate within the "Standard Data Rate Selection" Options.

**NOTE:** The default settings for the DS250DF410 are "Standard Mode", and "100Gb Ethernet" (i.e 25.78125 Gb/s data rate per channel).

• Manual Mode allows the user to manually program a retimer channel to CDR lock to a specific data rate. This function is intended for applications requiring a data rate that exists within the VCO range, but that are not listed within the "Standard Data Rate Selection" options.

TRUMENTS

Ţexas

- To configure a channel via "Manual Mode":
  - Select the desired channel on Channel Select pull-down.
  - Select "Manual Mode" option on the page; the user will then see the manual mode input fields become adjustable.
  - Select the desired divider setting from the "Divider Configuration" pull-down.
    - Select "divide-by-1" when data rate > 13 Gbps.
    - Select "divide-by-2" when 13 Gbps ≥ data rate > 6.5 Gbps.
    - Select "divide-by-4" for data rate ≤ 6.5 Gbps.
  - Enter desired Data Rate for group 0 then click "Write Rate Regs". The GUI defaults to max PPM tolerance.
  - Enter desired Data Rate for for group 1 then click "Write Rate Regs". The GUI defaults to max PPM tolerance.

_	Click	"Reset	CDR".
---	-------	--------	-------

🛂 SigCon Architect	
File Script Device Help	
	Demo Mode "When in Demo Mode, click "Apply" on the profile Configuration Page to enable access to other pages
Selection DS250DF410 Configuration C Low Level Page EVEW Monitor Page EEPROM Page High Level Page	Update Time(in_ms)       SD Settings       Channel Indicators         5000       Image: Source State in the state in
	Block Diagram     Device Status     Rx EQ/DFE     Crosspoint Switch     CDR     Tx FIR/VOD     PRBS Gen/Checkr
	Mode Selection*     PDI0_SEL_DIV*     Pre-LOCK Output*     Post-LOCK Output*       Image: Standard Mode     Manual Mode     Divide by 16     Mute     Retirmed Data       Standard Data Rate Selection*     Standard Data Rate Selection*     Standard Data Rate Selection*     Standard Data
	💿 10.3125 Gbps 💿 10.9375 Gbps 💿 12.5 Gbps 💿 Reserved 💿 25.0 Gbps 💿 25.78125 Gbps 💿 Unsel
	Group 0 Manual Mode Settings     Group 1 Manual Mode Settings       Data Rate     22       Write Rate Regs     Write Rate Regs       VCO Count to 0x61/0x60     VCO Count to 0x62/0x64 (7:4]       PPM Count to 0x67(7)/0x64 (7:4]     PPM Count to 0x62 (7:4]
	* Settings applied automatically
Idle	CONNECTED 🐺 Texas Instruments

Figure 15. CDR Tab, Standard Mode Selected



## Software Description

		Si	gCon Archit	ect	n Demo Mode, click "Apj	ply" on the profile C	Configuration Page to enal	Demo Mode 📰 Demo Mode
ection ▲ DS250DF410 ◇ Configuration	Update Time(in_ms)	SD Settings Channel Indicato	ed	<b>2</b> A	Reset CDR	Apply to All Channels	Reset Device	🚭 Load From File
> Low Level Page > Eye Monitor Page > EEPROM Page	Channel Select Channel 3 💌	Force Enabled     Force Disabled     CDR Locker	d	9	Reset CDR	Apply to Channel	Refresh From Device	🔚 Save To File
<ul> <li>High level Fage</li> <li>MH1218</li> <li>Configuration</li> </ul>								2 <sup>n</sup> – 1
<ul> <li>Low Level Page</li> <li>High level Page</li> </ul>	Block Diagram	Device Status R	XX EQ/DFE Cross	oint Switch	CDR	т	X FIRMOD	PRBS Gen/Checkr
Eye Monitor Page	Mor	de Selection*						
	C	Standard Mode 💿 Manual Mode	PDIQ_SEL_DIV* Divide by 1	Pre-	LOCK Output* Mute	Post-l	LOCK Output* Retimed Data	
	Star	ndard Data Rate Selection*						
	ė	0 10.3125 Gbps 0 10.9375 Gbps	🔘 12.5 Gbps 🛛 🔘	Reserved	② 25.0 Gbps	25.78125 Gb	ops 💿 Unsel	
	Cus	stom Data Rate Selection						
	Cus	stom Data Rate Selection Group 0 Manual Mode Setting:	8		Group 1 Manual Mod	e Settings		
	Cus	stom Data Rate Selection Group O Manual Mode Setting: Data Rate 25.76	s 3125 Gbps		Group 1 Manual Mod Data Rate	e Settings 25.78125	Gbps	
	Cus	stom Data Rate Selection Group 0 Manual Mode Settings Data Rate 25.76 Wirte Ra	s 3125 Gbps te Regs		Group 1 Manual Mod Data Rate	e Settings 25.78125 Write Rate Regs	Gbps	
	Cus	stom Data Rate Selection Group 0 Manual Mode Settings Data Rate 25.76 Write Ra VCO Count to	s 3125 Gbps te Regs		Group 1 Manual Mod Data Rate VCO Court to	e Settings 25.78125 Write Rate Regs	Gbps S	
	Cus	stom Data Rate Selection Group 0 Manual Mode Settings Data Rate 25.76 Write Ra VCO Count to 0x61/0x60	s 3125 Gbps <u>te Regs</u> 174		Group 1 Manual Mod Data Rate VCO Count to 0x63/0x62	e Settings 25.78125 Write Rate Regs × 4074	Gbps	
	Cus	Stom Data Rate Selection Group 0 Manual Mode Settings Data Rate 25.78 Write Rate VCO Count to 0x61/0x60 × 40 PPM Count to 0x67(7)/0x64(7:4) 0x1,0xF	S 3125 Gbps te Regs		Group 1 Manual Mod Data Rate VCO Count to 0x63/0x62 PPM Count to 0x67(6)/0x64(3:0)	e Settings 25.78125 Write Rate Regs × 4074 Dx1,0xF	Gbps 8	

Figure 16. CDR Tab, Manual Mode Selected



#### 2.2.4.6 TX FIR/VOD

The TX FIR tab allows the user to configure the FIR tap settings for each of the retimer channels, to set the output to specific voltage amplitude and/or realize specific transmit pre-cursor and post-cursor equalization ratios.

File Script Device Help								
			SigCon A	rchitect	*When in Demo Mode, cli	ck "Apply" on the profile	Configuration Page to ena	Demo Mode
Selection <ul></ul>	Update Time(in_ms) 5000  Channel Select Channel 3  Block Diagram	SD Settings SM Enabled Force Enabled Force Disabled Device Statu	Channel Indicators Signal Detected CDR Locked SRxEQ/DFE	Crasspoint Sw	Reset CDR All Channels Reset CDR	Apply to All Channels Apply to Channel	Reset Device	Load From File Save To File $2^n - 1$ PRBS Gen/Checkr
L_ ♦ Eye Monitor Page			Transmitter FIR/VOD Settings					
				Broadcast? 🛅				
			Pre Cursor Tap	+0	Read Taps			
			Main Cursor	+26	Set Taps			
			Post Cursor Tap	+0				
			Co efficient abs Sum	26				
			Approx. VOD	1.15 Vp-p				
			Approx. Pre de-emphasis	0 dB				
			Approx. Post de-emphasis	0 dB				

Figure 17. TX FIR Tab

- Upon landing on the TX FIR tab, the page will display the current decimal values and polarity for the main-cursor, post-cursor and pre-cursor FIR taps.
- In addition, the page also displays approximate values for the voltage output differential (VOD) and the de-emphasis for both pre-cursor and post-cursor.
- The user may adjust the FIR tap values, by clicking on the up/down arrows for each field. After entering the desired value(s), the user can click on "Set Taps" to make the entries effective.
- At any point the user can click on "Read Taps".

## 2.2.4.7 PRBS Tab

The PRBS tab within the High-Level page allows the user to configure the PRBS generator or Checker functions on any of the channels of the DS250DF410 retimer.

- To enable PRBS Generator on a channel:
  - Select the desired channel using the "Channel Select" pull-down.
  - Select the desired pattern using the "Pattern Type" pull-down.
  - Set desired Polarity via pull-down, Non-Invert or Invert.
  - Click "Enable" button.

File Script Device Help							
		SigCon Ar	chitect When in Demo Mode, d	lick "Apply" on the profile (	Configuration Page to enal	Demo Mod 🔄 Demo Demo	
Selection     ▲       ◇ DS250DF410     ▲       → Configuration     □       → Low Level Page     C       → Eve Monitor Page     C	Ipdate Time(in_ms) 5000 thannel Select SD Settings C SM Enabled Force Enabled Force Dischlord	hannel Indicators Signal Detected	Reset CDR     All Channels	Apply to All Channels	Reset Device	Scool From File	
	Channel 0  Channel 0 Chann	RX EQ/DFE	Crosspoint Switch	Channel		$2^n - 1$	
- 💠 Eye Monitor Page	PRBS Generator Configurations	PRBS Checker	17. 		11		
	Pattern Type Custom Pattern PRBS 31  Polarity Non - Invert	Mode Selection Grou Standard Mode Capture Period Hours Finite • 0 :	p Selection Datarate Group 0 v 25.7812 Gt Mins Pattern Type Polarity 1 No detect Non -	Error Count(bits) d 2048 nvert	Error Rate(bits/min) d 0 Turn ON* Error Error	Bit Count d DE+0 Turn OFF* Count To The Density	
		-1- 3:59:59:000 PM 3:59:56 12/31/1903 12/3 Error Count Graph	500 PM 4:00:00 <sup>1</sup> 000 PM 1/1903 12/31/1903 Time(in minutes)	4:00:00,500 PM 12/31/1903	4:00:01.( 12/31/" Clea	ear PRBS Checker	
		*Settings applied automatica					

Figure 18. PRBS Tab, PRBS Generator Configuration

Software Description

•

- To enable PRBS Checker on a channel:
  - Select the desired channel using the "Channel Select" pull-down.
  - Set the "Capture Period".
    - Set pull-down to "Infinite" if it desired to run extended duration test without time limit.
    - If "Finite" period is desired, set the pull-down to "Finite" and enter the desired test duration via the "Hours" and/or the "Mins(Minutes)" input fields.
    - Click "Turn ON".
    - The user may clear the counter fields by clicking "Clear Checker," or reset the PRBS checker settings by clicking "Reset Checker".
    - To turn off the checker and return to default settings, click on "Turn OFF".

🛂 SigCon Architect		
File Script Device Help		
		Demo Mode "When in Demo Mode, click "Apply" on the profile Configuration Page to enable access to other pages
Selection	Update Time(in_ms) 5000  SM Enabled Channel Select Channel 3	Annel Indicators       Image: Reset CDR All Channels       Apply to All Channels       Image: Reset Device       Image: Rese
- ♦ High level Page ♦ Eve Monitor Page	Block Diagram Device Status	Rx EQ/DFE Crosspoint Switch CDR Tx FIR/VOD PRBS Gen/Checkr
	PRBS Generator Configurations	PRBS Checker
	● Enable*       Pattern Type     Custom Pattern       PRBS 7     ▶     0	Mode Selection     Group Selection     Datarate     Error Count(bits)     Error Rate(bits/min)     Bit Count       Manual Mode     Group 0     25.7812     Gbps     d     0     d     1.46953E+12       Capture Period     Hours     Mins     Pattern Type     Polarity     Tup OFIT     Tup OFIT
	Polarity	Finite 0 : 1 PRBS 31 Non - Invert
Select page		The second secon
		Clear PRBS Checker      2:14:30:000 PM     2:14:40:000 PM     2:14:50:000 PM     2:15:00:000 PM
		*Settings applied automatically
Idle	]	CONNECTED 🛛 👋 TEXAS INSTRUMENTS

Figure 19. PRBS Tab, PRBS Checker Configuration



# 3 Best Practices and Usage Tips

The following is a general procedure that should be followed when using the DS250DF410EVM in a system.

- 1. Set up your data source (either BERT TX or ASIC TX) to generate a PRBS pattern of the desired data rate.
  - Not all BERT TX sources have FIR capabilities. The DS250DF410 receiver usually does not need much de-emphasis applied by the link partner transmitter (i.e. the BERT TX or ASIC TX). Typically 3dB of de-emphasis or 0-15% post-cursor will be adequate. If the BERT/ASIC TX has pre-cursor capabilities, then 0-15% pre-cursor should be adequate. Most links should be operable without any TX de-emphasis.
- 2. Connect the EVM in to the system. Typically this will consist of the following topology: BERT TX or ASIC TX  $\rightarrow$  SMA cables  $\rightarrow$  channel\_1  $\rightarrow$  Huber+Suhner cables  $\rightarrow$  DS250DF410 EVM RXn  $\rightarrow$  DS250DF410 EVM TXn  $\rightarrow$  Huber+Suhner cables  $\rightarrow$  channel\_2  $\rightarrow$  SMA cables  $\rightarrow$  BERT RX or ASIC RX
  - 1. After making your data rate selection, push the "RESET CDR" button on the CDR tab. You only need to press this once, provided you do not change data rate or adapt mode.
  - 2. Check the Signal Detect and CDR lock status indicators to see if the link is established.
  - 3. If the CDR is in locked, the CDR lock indicator on the page will turn green and display "CDR locked."
- 3. Check the Horizontal Eye Opening (HEO) and Vertical Eye Opening (VEO), displayed on the Device Status tab. The user may also go the Eye Monitor Page to plot a full eye diagram.
- 4. Check the Retimer Receiver's bits received and errors by clicking "Turn ON" in the PRBS pattern checker section of the PRBS Gen/Checker" tab. If necessary, tune the link partner transmitter's FIR settings to achieve the target BER.
- 5. Tune the Retimer TX FIR settings on the TX FIR/VOD tab. It is best to demonstrate that the return path (Retimer TX to BERT/ASIC RX) is working first before trying to optimize the Retimer RX parameters. One way to do this would be to test over a simple channel\_1 first to prove that the Retimer can drive data error-free into the BERT/ASIC (optimizing the Retimer TX FIR as needed) then switch to the more difficult channel\_1 while keeping channel\_2 unchanged.

Things to watch for:

- 1. At 25-28Gbps data rates, small imperfections in the channel can be problematic. Ensure that cables are properly torqued (not over-torqued), paddle cards are properly mated with backplane connectors, and the BERT RX is properly aligned to the incoming data stream.
- 2. When adding up the total channel loss, do not forget to include the loss of the test fixture and cables. For example, the DS250DF410 EVM board plus Huber+Suhner cables have ~4dB of insertion loss from the device output to the Huber+Suhner cable end; and another ~4dB from the Huber+Suhner cable end to the device input.

TEXAS INSTRUMENTS

Test Case Examples

www.ti.com

#### 4 Test Case Examples

The following is an example test case with results collected using this EVM.

- Data Rate: 25.78125Gbps
- Data pattern: PRBS31
- · Backplane insertion loss: -35dB @ 12.9GHz
- Crosstalk at victim RX: 4.1 mV RMS (24.1 mVppd)
- Victim TX amplitude: 1200mVppd
- Victim TX FIR: C(-1)=-4, C(0)=24, C(+1)=-3
- Adapt mode: 2
- Adapted RX CTLE: [3,0,0,0]
- Adapted DFE: [-0x14, +0x2, +0x1, -0x2, 0x0]



Figure 20. SDD21 Loss Characteristic of Example Test Case

#### Results:

- Error count = 0, BER < 1E-13
- Horizontal eye opening (HEO): 0.44UI @ 1.5E-5
- Vertical eye opening (VEO): 190mV @ 1.5E-5

# 5 Supplemental Documents

All the EVM design, layout, and other files which are relevant to this EVM are listed below:

File description	File name
Schematic PDF	PDF_DS280DF410EVM_Rev2_06-17-15.pdf
Board layout file	DS250DF410EVM_R2_PD-15-0380_PCB_06172015.brd
Board Gerbers	DS250DF410EVM_R2_PD-15-0380_GRB_06172015.zip
Board s-parameters folder	EVM/s_parameters/



# 6 EVM Cable Assemblies

The DS250DF410EVM uses Huber+Suhner 1x8 MXP cable assemblies.



To inquire about purchasing cable assemblies from Huber+Suhner, contact:

Info.us@hubersuhner.com HUBER+SUHNER Inc. 8530 Steele Creek Place Drive, Suite H Charlotte-NC- 28273 +1 704-790-7300

There are three part numbers that TI suggests using with this EVM:

- 1. 85014420, MF53/1x8A\_21MXP/21SMA/152: "MXP-15 cable assembly". This is a lower cost cable assembly compared to the MXP-40, but the SI performance is very good and more than adequate for 25Gbps operation.
- 2. 84099607, MF53/1x8A\_21MXP/11SK/305: "MXP-40 cable assembly". This cable assembly is designed specifically for 40+ GHz. It features a male cable end and longer cable length options.
- 3. 84098900, MF53/1x8A\_21MXP/21SK\_ergo/305: "MXP-40 cable assembly". This cable assembly is designed specifically for 40+ GHz. It features a female cable end and longer cable length options.

Huber+Suhner brochure available here.



# **Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (February 2016) to A Revision			е
•	First public release		3

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated