

STM32F358xC

ARM[®]-based Cortex[®]-M4 32b MCU+FPU, up to 256KB Flash+ 48KB SRAM, 4 ADCs, 2 DAC ch., 7 comp., 4 PGA, timers, 1.8 V

Datasheet - **production data**

Features

- Core: ARM^{\circledR} Cortex $^{\circledR}$ -M4 32-bit CPU with FPU (72 MHz max), single-cycle multiplication and HW division, 90 DMIPS (from CCM), DSP instruction and MPU (memory protection unit).
- Operating conditions:
	- $-$ VDD: 1.8V +/- 8%
	- VDDA voltage range: 1.65 to 3.6 V
- Memories
	- 256 Kbytes of Flash memory
	- Up to 40 Kbytes of SRAM, with HW parity check implemented on the first 16 Kbytes.
	- Routine bootster: 8 Kbytes of SRAM on instruction and data bus, with HW parity check (CCM: Core Coupled Memory)
- CRC calculation unit
- Reset and supply management
	- Low-power modes: Sleep, and Stop
	- $-$ VBAT supply for RTC and backup registers
- Clock management
	- -4 to 32 MHz crystal oscillator
	- 32 kHz oscillator for RTC with calibration
	- Internal 8 MHz RC with x 16 PLL option
	- Internal 40 kHz oscillator
- Up to 86 fast I/Os
	- All mappable on external interrupt vectors - Several 5 V-tolerant
- Interconnect matrix
- 12-channel DMA controller
- Up to four ADC 0.20 µS (up to 38 channels) with selectable resolution of 12/10/8/6 bits, 0 to 3.6 V conversion range, separate analog supply from 1.8 to 3.6 V
- Up to two 12-bit DAC channels with analog supply from 2.4 to 3.6 V
- Seven fast rail-to-rail analog comparators with analog supply from 1.65 to 3.6 V
- Up to four operational amplifiers that can be used in PGA mode, all terminal accessible with analog supply from 2.4 to 3.6 V

- Up to 24 capacitive sensing channels supporting touchkey, linear and rotary touch sensors
- Up to 13 timers
	- One 32-bit timer and two 16-bit timers with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
	- Up to two 16-bit 6-channel advancedcontrol timers, with up to 6 PWM channels, deadtime generation and emergency stop
	- One 16-bit timer with 2 IC/OCs, 1 OCN/PWM, deadtime generation and emergency stop
	- Two 16-bit timers with IC/OC/OCN/PWM, deadtime generation and emergency stop
	- 2 watchdog timers (independent, window)
	- SysTick timer: 24-bit downcounter
	- Up to two 16-bit basic timers to drive the DAC
- Calendar RTC with Alarm, periodic wakeup from Stop
- Communication interfaces
	- CAN interface (2.0B Active)
	- Two I2C Fast mode plus (1 Mbit/s) with 20 mA current sink, SMBus/PMBus, wakeup from STOP
	- Up to five USART/UARTs (ISO 7816 interface, LIN, IrDA, modem control)
	- Up to three SPIs, two with multiplexed I2S interface, 4 to 16 programmable bit frames - Infrared Transmitter
- Cortex $^{\circledR}$ -M4 with FPU ETM, Serial wire debug, JTAG
- 96-bit unique ID

Table 1. Device summary

This is information on a product in full production.

Contents

2/134 DocID025540 Rev 4

List of tables

List of figures

1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F358xC microcontrollers.

This STM32F358xC datasheet should be read in conjunction with the STM32F303xx, STM32F358xC and STM32F328x4/6/8 (RM0316) reference manual. The reference manual is available from the STMicroelectronics website *www.st.com*.

For information on the Cortex®-M4 core with FPU please refer to:

- **•** Cortex[®]-M4 with FPU Technical Reference Manual, available from ARM website www.arm.com.
- **STM32F3xxx and STM32F4xxx CortexÆ-M4 programming manual (PM0214)** available from our website *www.st.com*.

2 Description

The STM32F358xC family is based on the high-performance ARM^{\circledR} Cortex[®]-M4 32-bit RISC core with FPU operating at a frequency of up to 72 MHz, and embedding a floating point unit (FPU), a memory protection unit (MPU) and an embedded trace macrocell (ETM). The family incorporates high-speed embedded memories (up to 256 Kbytes of Flash memory, up to 48 Kbytes of SRAM) and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

The devices offer up to four fast 12-bit ADCs (5 Msps), up to seven comparators, up to four operational amplifiers, up to two DAC channels, a low-power RTC, up to five generalpurpose 16-bit timers, one general-purpose 32-bit timer, and two timers dedicated to motor control. They also feature standard and advanced communication interfaces: up to two $l²Cs$, up to three SPIs (two SPIs are with multiplexed full-duplex I2Ss on STM32F358xC devices), three USARTs, up to two UARTs, and CAN. To achieve audio class accuracy, the I2S peripherals can be clocked via an external PLL.

The STM32F358xC family operates in the -40 to +85 °C and -40 to +105 °C temperature ranges. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F358xC family offers devices in three packages ranging from 48 pins to 100 pins.

The set of included peripherals changes with the device chosen.

1. This total number considers also the PWMs generated on the complementary output channels.

2. The SPI interfaces can work in an exclusive way in either the SPI mode or the $1²S$ audio mode.

Figure 1. STM32F358xC block diagram

1. AF: alternate function on I/O pins.

3 Functional overview

3.1 ARMÆ CortexÆ-M4 core with FPU with embedded Flash and SRAM

The ARM[®] Cortex[®]-M4 processor with FPU is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM $^{\circledR}$ Cortex $^{\circledR}$ -M4 32-bit RISC processor with FPU features exceptional codeefficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

Its single precision FPU speeds up software development by using metalanguage development tools, while avoiding saturation.

With its embedded ARM core, the STM32F358xC family is compatible with all ARM tools and software.

[Figure 1](#page-10-0) shows the general block diagram of the STM32F358xC family devices.

3.2 Memory protection unit (MPU)

The memory protection unit (MPU) is used to separate the processing of tasks from the data protection. The MPU can manage up to 8 protection areas that can all be further divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The memory protection unit is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

3.3 Embedded Flash memory

All STM32F358xC devices feature up to 256 Kbytes of embedded Flash memory available for storing programs and data. The Flash memory access time is adjusted to the CPU clock frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above).

3.4 Embedded SRAM

STM32F358xC devices feature up to 48 Kbytes of embedded SRAM with hardware parity

check. The memory can be accessed in read/write at CPU clock speed with 0 wait states, allowing the CPU to achieve 90 Dhrystone Mips at 72 MHz (when running code from the CCM (Core Coupled Memory) RAM).

- 8 Kbytes of CCM RAM on STM32F303xx devices mapped on both instruction and data bus, used to execute critical routines or to access data (parity check on all of CCM RAM).
- 40 Kbytes of SRAM mapped on the data bus (parity check on first 16 Kbytes of SRAM).

3.5 Boot modes

At startup, Boot0 pin and Boot1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART1 (PA9/PA10) or USART2 (PD5/PD6) or I2C1 (PB6/PB7).

3.6 Cyclic redundancy check (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

3.7 Power management

3.7.1 Power supply schemes

- V_{SS} , V_{DD} = 1.8 V+/- 8%: external power supply for I/Os and core. It is provided externally through V_{DD} pins.
- V_{SSA} , V_{DDA} = 1.65 to 3.6 V: external analog power supply for ADC, DACs, comparators operational amplifiers, reset blocks, RCs and PLL. The minimum voltage to be applied to V_{DDA} differs from one analog peripheral to another. **[Table 3](#page-13-4)** provides the summary of the V_{DDA} ranges for analog peripherals. The V_{DDA} voltage level must be always greater or equal to the V_{DD} voltage level and must be provided first.
- V_{BAT} = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch which is guaranteed in the full range of VDD) when VDD is not present.

| Analog peripheral | Minimum V _{DDA} supply | Maximum V _{DDA} supply | | |
|-------------------|---------------------------------|---------------------------------|--|--|
| ADC. | 1.8 V | 3.6V | | |
| COMP | 1.65V | 3.6V | | |
| DAC / OPAMP | 2.4 V | 3.6V | | |

Table 3. External analog supply values for analog peripherals

3.7.2 Power supply supervision

The device power on reset is controlled through the external NPOR pin. The device remains in reset state when NPOR pin is held low.

To guarantee a proper power-on reset, the NPOR pin must be held low when VDDA is applied. Then, when VDD is stable, the reset state can be exited by:

- either putting the NPOR pin in high impedance. NPOR pin has an internal pull up.
- or forcing the pin to high level by connecting it to V_{DDA} .

3.7.3 Low-power modes

The STM32F358xC devices support two low-power modes to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the RTC alarm, COMPx, I2Cx or U(S)ARTx.

Note: The RTC, the IWDG and the corresponding clock sources are not stopped by entering Stop mode.

3.8 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Note: For more details about the interconnect actions, please refer to the corresponding sections in the reference manual RM0316.

3.9 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example with failure of an indirectly used external oscillator).

Several prescalers allow to configure the AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the high speed APB domains is 72 MHz, while the maximum allowed frequency of the low speed APB domain is 36 MHz.

STI

DocID025540 Rev 4 17/134

3.10 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current capable except for analog inputs.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

Fast I/O handling allows I/O toggling up to 36 MHz.

3.11 Direct memory access (DMA)

The flexible general-purpose DMA is able to manage memory-to-memory, peripheral-tomemory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each of the 12 DMA channels is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I²C, USART, general-purpose timers, DAC and ADC.

3.12 Interrupts and events

3.12.1 Nested vectored interrupt controller (NVIC)

The STM32F358xC devices embed a nested vectored interrupt controller (NVIC) able to handle up to 66 maskable interrupt channels and 16 priority levels.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

3.13 Fast analog-to-digital converter (ADC)

Up to four fast analog-to-digital converters 5 MSPS, with selectable resolution between 12 and 6 bit, are embedded in the STM32F358xC family devices. The ADCs have up to 38 external channels. Some of the external channels are shared between ADC1&2 and between ADC3&4, performing conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADCs have also internal channels: Temperature sensor connected to ADC1 channel 16, VBAT/2 connected to ADC1 channel 17, Voltage reference V_{REFINT} connected to the 4 ADCs channel 18, VOPAMP1 connected to ADC1 channel 15, VOPAMP2 connected to ADC2 channel 17, VOPAMP3 connected to ADC3 channel 17, VOPAMP4 connected to ADC4 channel 17.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold
- Single-shunt phase current reading techniques.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers and the advanced-control timers can be internally connected to the ADC start trigger and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

3.13.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

3.13.2 Internal voltage reference (V_{RFFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{RFFIN} is internally connected to the ADC_IN18 input channel. The precise voltage of V_{RFFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

3.13.3 VBAT battery voltage monitoring

This embedded hardware feature allows the application to measure the VBAT battery voltage using the internal ADC channel ADC_IN17. As the VBAT voltage may be higher than VDDA, and thus outside the ADC input range, the VBAT pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the VBAT voltage.

3.13.4 OPAMP reference voltage (VOPAMP)

Every OPAMP reference voltage can be measured using a corresponding ADC internal channel: VOPAMP1 connected to ADC1 channel 15, VOPAMP2 connected to ADC2 channel 17, VOPAMP3 connected to ADC3 channel 17, VOPAMP4 connected to ADC4 channel 17.

3.14 Digital-to-analog converter (DAC)

Up to two 12-bit buffered DAC channels can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital interface supports the following features:

- Up to two DAC output channels on STM32F358xC devices
- 8-bit or 10-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability on STM32F358xC devices
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channel independent or simultaneous conversions on STM32F358xC devices
- DMA capability (for each channel on STM32F358xC devices)
- External triggers for conversion

3.15 Operational amplifier (OPAMP)

The STM32F358xC devices embed up to four operational amplifiers with external or internal follower routing and PGA capability (or even amplifier and filter capability with external components). When an operational amplifier is selected, an external ADC channel is used to enable output measurement.

The operational amplifier features:

- 8.2 MHz bandwidth
- 0.5 mA output capability
- Rail-to-rail input/output
- In PGA mode, the gain can be programmed to be 2, 4, 8 or 16.

3.16 Fast comparators (COMP)

The STM32F358xC devices embed seven fast rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low-power) and with selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output pin
- Internal reference voltage or submultiple (1/4, 1/2, 3/4). Refer to *[Table 26: Embedded](#page-56-5) [internal reference voltage on page 57](#page-56-5)* for the value and precision of the internal reference voltage.

All comparators can wake up from STOP mode, generate interrupts and breaks for the timers and can be also combined per pair into a window comparator

3.17 Timers and watchdogs

The STM32F358xC devices include up to two advanced control timers, up to 6 generalpurpose timers, two basic timers, two watchdog timers and a SysTick timer. The table below compares the features of the advanced control, general purpose and basic timers.

| Timer type | Timer | Counter resolution | Counter type | DMA Prescaler request factor generation | | Capture/ compare Channels | Complementary outputs |
|---------------------|---------------------|------------------------------|----------------------|---|------------|--|--------------------------|
| Advanced | TIM1, TIM8 | 16-bit | Up, Down, Up/Down | Any integer between 1 Yes and 65536 | | 4 | Yes |
| General- purpose | TIM ₂ | 32-bit | Up, Down, Up/Down | Any integer between 1 and 65536 | Yes | | No |
| General- purpose | TIM3, TIM4 | 16-bit | Up, Down, Up/Down | Any integer between 1 and 65536 | Yes | 4 | No |
| General- purpose | TIM15 | 16-bit | Up | Any integer between 1 and 65536 | Yes | $\overline{2}$ | 1 |
| General- purpose | TIM16, TIM17 | 16-bit | Up | Any integer between 1 Yes and 65536 | | 1 | 1 |
| Basic | TIM6, TIM7 | 16-bit | Up | Any integer between 1 Yes and 65536 | | 0 | No |

Table 5. Timer feature comparison

Note: TIM1/8 can have PLL as clock source, and therefore can be clocked at 144 MHz.

3.17.1 Advanced timers (TIM1, TIM8)

The advanced-control timers (TIM1 on all devices and TIM8 on STM32F358xC devices) can each be seen as a three-phase PWM multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers. The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0- 100%)
- One-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIM timers (described in *[Section 3.17.2](#page-21-1)* using the same architecture, so the advanced-control timers can work together with the TIM timers via the Timer Link feature for synchronization or event chaining.

3.17.2 General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17)

There are up to six synchronizable general-purpose timers embedded in the STM32F358xC devices (see *[Table 5](#page-20-2)* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

• TIM2, 3, and TIM4

These are full-featured general-purpose timers:

- TIM2 has a 32-bit auto-reload up/downcounter and 32-bit prescaler
- TIM3 and 4 have 16-bit auto-reload up/downcounters and 16-bit prescalers.

These timers all feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together, or with the other generalpurpose timers via the Timer Link feature for synchronization or event chaining.

The counters can be frozen in debug mode.

All have independent DMA request generation and support quadrature encoders.

• TIM15, 16 and 17

These three timers general-purpose timers with mid-range features:

- They have 16-bit auto-reload upcounters and 16-bit prescalers.
- TIM15 has 2 channels and 1 complementary channel
- TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

3.17.3 Basic timers (TIM6, TIM7)

These timers are mainly used for DAC trigger generation. They can also be used as a generic 16-bit time base.

22/134 DocID025540 Rev 4

3.17.4 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop mode. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.17.5 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.17.6 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

3.18 Real-time clock (RTC) and backup registers

The RTC and the 16 backup registers are supplied through V_{DD} a switch that takes power from either the VDD supply when present or the VBAT pin. The backup registers are sixteen 32-bit registers used to store 64 bytes of user application data when V_{DD} power is not present.

They are not reset by a system or power reset.

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Automatic correction for 28, 29 (leap year), 30 and 31 days of the month.
- Two programmable alarms with wake up from Stop mode capability.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy.
- Three anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop mode on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop mode on timestamp event detection.

• 17-bit Auto-reload counter for periodic interrupt with wakeup from STOP capability.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 40 kHz)
- The high-speed external clock divided by 32.

3.19 Inter-integrated circuit interface (I2C)

Up to two I²C bus interfaces can operate in multimaster and slave modes. They can support standard (up to 100 KHz), fast (up to 400 KHz) and fast mode + (up to 1 MHz) modes. Both support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask). They also include programmable analog and digital noise filters.

In addition, they provide hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. They also have a clock domain independent from the CPU clock, allowing the I2Cx (x=1,2) to wake up the MCU from Stop mode on address match. The I2C interfaces can be served by the DMA controller. Refer to *[Table 7](#page-23-2)* for the features available in I2C1 and I2C2.

Table 7. STM32F358xC I2C implementation

1. $X =$ supported.

3.20 Universal synchronous/asynchronous receiver transmitter (USART)

The STM32F358xC devices have three embedded universal synchronous/asynchronous receiver transmitters (USART1, USART2 and USART3).

The USART interfaces are able to communicate at speeds of up to 9 Mbits/s.

They provide hardware management of the CTS and RTS signals, they support IrDA SIR ENDEC, the multiprocessor communication mode, the single-wire half-duplex communication mode and have LIN Master/Slave capability. The USART interfaces can be served by the DMA controller.

3.21 Universal asynchronous receiver transmitter (UART)

The STM32F358xC devices have 2 embedded universal asynchronous receiver transmitters (UART4, and UART5). The UART interfaces support IrDA SIR ENDEC, multiprocessor communication mode and single-wire half-duplex communication mode. The UART4 interface can be served by the DMA controller.

Refer to *[Table 8](#page-24-3)* for the features available in all U(S)ARTs interfaces.

1. $X =$ supported.

3.22 Serial peripheral interface (SPI)/Inter-integrated sound interfaces (I2S)

Up to three SPIs are able to communicate up to 18 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

DocID025540 Rev 4 25/134

Two standard I2S interfaces (multiplexed with SPI2 and SPI3) supporting four different audio standards can operate as master or slave at half-duplex and full duplex communication modes. They can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by 8-bit programmable linear prescaler. When operating in master mode it can output a clock for an external audio component at 256 times the sampling frequency.

Refer to *[Table 9](#page-25-2)* for the features available in SPI1, SPI2 and SPI3.

1. $X =$ supported.

3.23 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

3.24 Infrared Transmitter

The STM32F358xC devices provide an infrared transmitter solution. The solution is based on internal connections between TIM16 and TIM17 as shown in the figure below. TIM17 is used to provide the carrier frequency and TIM16 provides the main signal to be sent. The infrared output signal is available on PB9 or PA13.

To generate the infrared remote control signals, TIM16 channel 1 and TIM17 channel 1 must be properly configured to generate correct waveforms. All standard IR pulse modulation modes can be obtained by programming the two timers output compare channels.

Figure 3. Infrared transmitter

3.25 Touch sensing controller (TSC)

The STM32F358xC devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 24 capacitive sensing channels distributed over 8 analog I/O groups.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (glass, plastic, ...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. To limit the CPU bandwidth usage this acquisition is directly managed by the hardware touch sensing controller and only requires few external components to operate.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library which is free to use and allows touch sensing functionality to be implemented reliably in the end application.

| Group | Capacitive sensing signal name | Pin name | Group | Capacitive sensing signal name | Pin name |
|----------------|--|---|-------------------|--|-----------------|
| | TSC G1 IO1 | PA ₀ | | TSC_G5_IO1 | PB ₃ |
| | TSC G1 IO2 | PA ₁ | | TSC G5 IO2 | PB4 |
| | TSC G1 IO3 | PA ₂ | | TSC G5 IO3 | PB ₆ |
| | TSC G1 IO4 | PA ₃ | | TSC G5 IO4 | PB7 |
| | TSC_G2_IO1 | PA4 | | TSC_G6_IO1 | PB11 |
| $\overline{2}$ | TSC G2 IO2 | PA ₅ | | TSC G6 IO2 | PB12 |
| | TSC_G2_IO3 | PA ₆ | | TSC_G6_IO3 | PB13 |
| | TSC_G2_IO4 | PA7 | | TSC_G6_IO4 | PB14 |
| | TSC_G3_IO1 | 5 6 PC ₅ PB ₀ 7 PB ₁ PA ₉ PA10 PA13 8 PA14 | TSC_G7_IO1 | PE ₂ | |
| 1 3 4 | TSC G3 IO2 | | | TSC_G7_IO2 | PE3 |
| | TSC G3 IO3 | | TSC G7 103 | PE4 | |
| | TSC_G4_IO1 | | | TSC_G7_IO4 | PE ₅ |
| | TSC G4 IO2 | | | TSC G8 IO1 | PD12 |
| | TSC G4 103 | | | TSC G8 IO2 | PD13 |
| | TSC G4 IO4 | | | TSC G8 IO3 | PD14 |
| | | | | TSC_G8_IO4 | PD15 |

Table 10. Capacitive sensing GPIOs available on STM32F358xC devices

Table 11. No. of capacitive sensing channels available on STM32F358xC devices

3.26 Development support

3.26.1 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

3.26.2 Embedded trace macrocell™

The ARM embedded trace macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F358xC through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using a high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors. It operates with third party debugger software tools.

4 Pinouts and pin description

Figure 4. STM32F358xC LQFP48 pinout

Figure 5. STM32F358xC LQFP64 pinout

Table 13. STM32F358xC pin definitions

| Pin number | | | | | | Pin functions | | |
|----------------|--------------------------|--------------------------|---|--------------------------|----------------------|------------------------------|---|--------------------------------------|
| LQFP100 | LQFP64 | LQFP48 | Pin name (function after reset) | type Pin ⁻ | I/O structure | Notes | Alternate functions | Additional functions |
| 1 | | | PE ₂ | 1/O | FT | (1) | TRACECK, TIM3 CH1, TSC_G7_IO1, EVENTOUT | |
| $\overline{2}$ | | \overline{a} | PE3 | II | FT | (1) | TRACED0, TIM3 CH2, TSC_G7_IO2, EVENTOUT | |
| 3 | | | PE4 | II | FT. | (1) | TRACED1, TIM3_CH3, TSC_G7_IO3, EVENTOUT | |
| 4 | $\overline{}$ | \blacksquare | PE ₅ | II | FT | (1) | TRACED2, TIM3_CH4, TSC_G7_IO4, EVENTOUT | |
| 5 | | | PE ₆ | I/O | FT | (1) | TRACED3, EVENTOUT | WKUP3, RTC TAMP3 |
| 6 | 1 | 1 | V_{BAT} | S | | $\frac{1}{2}$ | Backup power supply | |
| $\overline{7}$ | $\overline{2}$ | 2 | $PC13^{(2)}$ | II | TC | \overline{a} | TIM1 CH1N | WKUP2, RTC TAMP1, RTC_TS, RTC_OUT |
| 8 | 3 | 3 | PC14 ⁽²⁾ OSC32 IN (PC14) | II | TC | $\qquad \qquad -$ | | OSC32_IN |
| 9 | 4 | 4 | $PC15^{(2)}$ OSC32 OUT (PC15) | I/O | TC | | | OSC32_OUT |
| 10 | | | PF ₉ | I/O | FT. | (1) | TIM15_CH1, SPI2_SCK, EVENTOUT | |
| 11 | | | PF10 | II | FT. | (1) | TIM15_CH2, SPI2_SCK, EVENTOUT | |
| 12 | 5 | 5 | PF ₀ - OSC_IN (PF0) | I/O | FTf | \blacksquare | TIM1_CH3N, I2C2_SDA, | OSC_IN |
| 13 | 6 | 6 | PF ₁ - OSC_OUT (PF1) | I/O | FTf | $\qquad \qquad \blacksquare$ | I2C2_SCL | OSC_OUT |
| 14 | $\overline{7}$ | $\overline{7}$ | NRST | I/O | RST | \Box | Device reset input / internal reset output (active low) | |
| 15 | $\bf 8$ | $\overline{}$ | PC ₀ | I/O | TTa | (1) | EVENTOUT ADC12 IN6, COMP7 INM | |
| 16 | 9 | $\qquad \qquad -$ | PC ₁ | I/O | TTa | (1) | EVENTOUT | ADC12 IN7, COMP7 INP |
| 17 | 10 | $\frac{1}{2}$ | PC ₂ | I/O | TTa | (1) | COMP7_OUT, EVENTOUT | ADC12 IN8 |
| 18 | 11 | $\qquad \qquad -$ | PC ₃ | I/O | TTa | (1) | TIM1 BKIN2, EVENTOUT | ADC12_IN9 |
| 19 | \overline{a} | $\overline{}$ | PF ₂ | I/O | TTa | (1) | EVENTOUT | ADC12 IN10 |
| 20 | 12 | 8 | VSSA/ VREF- | S | | | Analog ground/Negative reference voltage | |

DocID025540 Rev 4 35/134

Table 13. STM32F358xC pin definitions (continued)

| Pin number | | | | | | Pin functions | | |
|------------|--------|--------|--|-------------------------|----------------|------------------------------|--|-----------------------------|
| LQFP100 | LQFP64 | LQFP48 | Pin name (function after reset) | Pin type | /O structure | Notes | Alternate functions | Additional functions |
| 67 | 41 | 29 | PA ₈ | I/O | FT | $\qquad \qquad \blacksquare$ | I2C2_SMBA, I2S2_MCK, USART1_CK, TIM1_CH1, TIM4 ETR, MCO, COMP3 OUT, EVENTOUT | |
| 68 | 42 | 30 | PA ₉ | II | FTf | $\qquad \qquad \blacksquare$ | I2C2_SCL, I2S3_MCK, USART1 TX, TIM1 CH2, TIM2 CH3, TIM15 BKIN, TSC_G4_IO1, COMP5_OUT, EVENTOUT | |
| 69 | 43 | 31 | PA10 | II | FTf | \blacksquare | I2C2 SDA, USART1 RX, TIM1_CH3, TIM2_CH4, TIM8 BKIN, TIM17 BKIN, TSC_G4_IO2, COMP6_OUT, EVENTOUT | |
| 70 | 44 | 32 | PA11 | II | FT. | $\qquad \qquad -$ | USART1_CTS, CAN RX, TIM1 CH1N, TIM1 CH4, TIM1 BKIN2, TIM4 CH1, COMP1 OUT, EVENTOUT | |
| 71 | 45 | 33 | PA12 | II | FT. | $\qquad \qquad -$ | USART1 RTS DE, CAN TX, TIM1 CH2N, TIM1 ETR, TIM4 CH2, TIM16 CH1, COMP2 OUT, EVENTOUT | |
| 72 | 46 | 34 | PA13 | II | FT. | $\qquad \qquad -$ | USART3 CTS, TIM4 CH3, TIM16 CH1N, TSC G4 IO3, IR_OUT, SWDIO-JTMS, EVENTOUT | |
| 73 | | | PF ₆ | I/O | FTf | (1) | I2C2_SCL, USART3_RTS_DE, TIM4 CH4, EVENTOUT | |
| 74 | 47 | 35 | VSS_3 | S | \blacksquare | \overline{a} | Ground | |
| 75 | 48 | 36 | VDD 3 | S | | \overline{a} | Digital power supply | |
| 76 | 49 | 37 | PA14 | I/O | FTf | $\qquad \qquad \blacksquare$ | I2C1 SDA, USART2 TX, TIM8 CH2, TIM1 BKIN, TSC G4 IO4, SWCLK-JTCK, EVENTOUT | |
| 77 | 50 | 38 | PA15 | I/O | FTf | $\frac{1}{2}$ | I2C1 SCL, SPI1 NSS, SPI3_NSS, I2S3_WS, JTDI, USART2_RX, TIM1_BKIN, TIM2_CH1_ETR, TIM8_CH1, EVENTOUT | |

| | | | | | | | <u>1996 19: 9 INDZI 990AU pili definitions (continued)</u> | | |
|------------|------------------------------|--------------------------|--|----------|---------------|------------------------------|---|-----------------------------|--|
| Pin number | | | | | | Pin functions | | | |
| LQFP100 | LQFP64 | LQFP48 | Pin name (function after reset) | Pin type | //O structure | Notes | Alternate functions | Additional functions | |
| 78 | 51 | | PC10 | I/O | FT | (1) | SPI3 SCK, I2S3 CK, USART3 TX, UART4 TX, TIM8 CH1N, EVENTOUT | | |
| 79 | 52 | \overline{a} | PC11 | II | FT | (1) | SPI3 MISO, I2S3ext SD, USART3 RX, UART4 RX, TIM8_CH2N, EVENTOUT | | |
| 80 | 53 | | PC12 | I/O | FT. | (1) | SPI3 MOSI, I2S3 SD, USART3 CK, UART5 TX, TIM8_CH3N, EVENTOUT | | |
| 81 | $\frac{1}{2}$ | \overline{a} | PD ₀ | I/O | FT | (1) | CAN RX, EVENTOUT | | |
| 82 | | | PD ₁ | I/O | FT. | (1) | CAN TX, TIM8 CH4, TIM8_BKIN2, EVENTOUT | | |
| 83 | 54 | \overline{a} | PD ₂ | II | FT | (1) | UART5 RX, TIM3 ETR, TIM8_BKIN, EVENTOUT | | |
| 84 | $\qquad \qquad \blacksquare$ | $\overline{}$ | PD ₃ | 1/O | FT | (1) | USART2 CTS, TIM2_CH1_ETR, EVENTOUT | | |
| 85 | ÷ | | PD ₄ | I/O | FT | (1) | USART2 RTS DE, TIM2_CH2, EVENTOUT | | |
| 86 | $\frac{1}{2}$ | \overline{a} | PD ₅ | I/O | FT | (1) | USART2_TX, EVENTOUT | | |
| 87 | | | PD ₆ | I/O | FT. | (1) | USART2_RX, TIM2_CH4, EVENTOUT | | |
| 88 | $\qquad \qquad \blacksquare$ | \overline{a} | PD ₇ | I/O | FT. | (1) | USART2_CK, TIM2_CH3, EVENTOUT | | |
| 89 | 55 | 39 | PB ₃ | I/O | FT | | SPI3 SCK, I2S3 CK, SPI1_SCK, USART2_TX, TIM2_CH2, TIM3_ETR, TIM4 ETR, TIM8 CH1N, TSC G5 IO1, JTDO- TRACESWO, EVENTOUT | | |
| 90 | 56 | 40 | PB4 | I/O | FT | $\qquad \qquad \blacksquare$ | SPI3_MISO, I2S3ext_SD, SPI1 MISO, USART2 RX, TIM3_CH1, TIM16_CH1, TIM17_BKIN, TIM8_CH2N, TSC_G5_IO2, NJTRST, EVENTOUT | | |
| 91 | 57 | 41 | PB ₅ | I/O | FT | \overline{a} | SPI3 MOSI, SPI1 MOSI, I2S3_SD, I2C1_SMBA, USART2 CK, TIM16 BKIN, TIM3 CH2, TIM8 CH3N, TIM17_CH1, EVENTOUT | | |

Table 13. STM32F358xC pin definitions (continued)

1. Function availability depends on the chosen device. When using the small packages (48 and 64 pin packages), the GPIO pins which are not present on these packages, must not be configured in analog mode.

2. PC13, PC14 and PC15 are supplied through the power switch. Since the switch sinks only a limited amount of current

(3 mA), the use of GPIO PC13 to PC15 in output mode is limited: - The speed should not exceed 2 MHz with a maximum load of 30 pF - These GPIOs must not be used as current sources (e.g. to drive an LED).

After the first backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the
content of the Backup registers which is not reset by the main reset. For details on how to manage these GPIO the Battery backup domain and BKP register description sections in the reference manual.

3. These GPIOs offer a reduced touch sensing sensitivity. It is thus recommended to use them as sampling capacitor I/O

4. This pin is powered by VDDA.

STM32F358xC **STM32F358xC**

 Pinouts and pin description Pinouts and pin description

DoclD025540 Rev 4 DocID025540 Rev 4

41/134

42/134

Table 14. Alternate functions for port A (continued)

STM32F358xC **STM32F358xC**

DoclD025540 Rev 4 DocID025540 Rev 4

E

43/134

 Pinouts and pin description Pinouts and pin description 44/134

STM32F358xC **STM32F358xC**

÷.

DocID025540 Rev 4

 $\overline{\mathbf{A}}$

DoclD025540 Rev 4

45/134

46/134

DocID025540 Rev 4

DoclD025540 Rev 4

 $\overline{\mathbf{A}}$

48/134

 DocID025540 Rev 4 DoclD025540 Rev 4

5 Memory mapping

Figure 7. STM32F358xC memory map

DocID025540 Rev 4 49/134

Table 20. STM32F358xC memory map and peripheral register boundary addresses

Table 20. STM32F358xC memory map and peripheral register boundary addresses (continued)

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS} .

6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at T_A = 25 °C and T_A = T_A max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3σ).

6.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25 °C$, $V_{DD} = 1.8 V$, $V_{DDA} = 3.3 V$. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean±2σ).

6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *[Figure 8](#page-51-0)*.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *[Figure 9](#page-51-1)*.

52/134 DocID025540 Rev 4

6.1.6 Power supply scheme

Figure 10. Power supply scheme

1. Dotted lines represent the internal connections on low pin count packages, joining the dedicated supply pins.

Caution: Each power supply pair (V_{DD}/V_{SS}, V_{DDA}/V_{SSA} etc..) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

6.1.7 Current consumption measurement

Figure 11. Current consumption measurement scheme

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *[Table 21: Voltage characteristics](#page-53-0)*, *[Table 22: Current characteristics](#page-54-0)*, and *[Table 23: Thermal characteristics](#page-54-1)* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

1. All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range. The following relationship must be respected between V_{DDA} and V_{DD}:
V_{DDA}

2. V_{REF+} must be always lower or equal than V_{DDA} ($V_{REF+} \leq V_{DDA}$). If unused then it must be connected to V_{DDA} .

3. VIN maximum must always be respected. Refer to *[Table 22: Current characteristics](#page-54-0)* for the maximum allowed injected current values.

Table 22. Current characteristics

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} and V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

2. This current consumption must be correctly distributed over all I/Os and control pins.The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.

3. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.

4. A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN}< V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *[Table 21: Voltage characteristics](#page-53-0)* for the maximum allowed input vol

5. A positive injection is induced by V_{IN} > V_{DDA} while a negative injection is induced by V_{IN}< V_{SS}. I_{INJ}(PIN) must never be exceeded. Refer also to *[Table 21: Voltage characteristics](#page-53-0)* for the maximum allowed inp

6. When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the positive and
negative injected currents (instantaneous values).

Table 23. Thermal characteristics

6.3 Operating conditions

6.3.1 General operating conditions

1. If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax} (see *[Table 23: Thermal](#page-54-1) [characteristics](#page-54-1)*).

2. In low-power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see [Table 23: Thermal characteristics](#page-54-1)).

6.3.2 Operating conditions at power-up / power-down

The parameters given in *[Table 25](#page-56-0)* are derived from tests performed under the ambient temperature condition summarized in *[Table 24](#page-55-0)*.

| Symbol | Parameter | Conditions | Min | Max | Unit | |
|-------------------|--------------------------|-------------------|-----|----------|------|--|
| t _{VDD} | V_{DD} rise time rate | | 0 | ∞ | µs/V | |
| | V_{DD} fall time rate | | 20 | ∞ | | |
| t _{VDDA} | $VDDA$ rise time rate | | 0 | ∞ | | |
| | V_{DDA} fall time rate | | 20 | ∞ | | |

Table 25. Operating conditions at power-up / power-down

6.3.3 Embedded reference voltage

The parameters given in *[Table 26](#page-56-1)* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *[Table 24](#page-55-0)*.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-------------------------|---|--------------------------|------|-----|--------------|-------------|
| | Internal reference voltage | $-40 °C < T_A < +105 °C$ | 1.16 | 1.2 | 1.25 | \vee |
| VREFINT | | $-40 °C < T_A < +85 °C$ | 1.16 | 1.2 | $1.24^{(1)}$ | \vee |
| $T_{S_vrefint}$ | ADC sampling time when reading the internal reference voltage | | 2.2 | | | μs |
| VRERINT | Internal reference voltage spread over the temperature range | V_{DD} = 1.8 V ±10 mV | | | $10^{(2)}$ | mV |
| T_{Coeff} | Temperature coefficient | | | | $100^{(2)}$ | ppm/°C |
| $T_{REFINITE}$ $RDY(3)$ | Internal reference voltage temporization | | 1.5 | 2.5 | 4.5 | ms |

Table 26. Embedded internal reference voltage

1. Data based on characterization results, not tested in production.

2. Guaranteed by design, not tested in production.

3. Guaranteed by design, not tested in production. Latency between the time when pin NPOR is set to 1 by the application and the time when $V_{REF\:INTRDYF}$ is set to 1 by the hardware.

6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *[Figure 11: Current consumption](#page-52-0) [measurement scheme](#page-52-0)*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f_{HCLK} frequency (0 wait state from 0 to 24 MHz,1 wait state from 24 to 48 MHz and 2 wait states from 48 to 72 MHz)
- Prefetch in ON (reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled $f_{PCLK2} = f_{HCLK}$ and $f_{PCLK1} = f_{HCLK/2}$
- When f_{HCLK} > 8 MHz, the PLL is ON and the PLL input is equal to HSI/2 (4 MHz) or HSE (8 MHz) in bypass mode.

The parameters given in *[Table 28](#page-58-0)* to *[Table 37](#page-68-0)* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *[Table 24](#page-55-0)*.

Table 28. Typical and maximum current consumption from V_{DD} supply **at VDD = 1.8 V**

Table 28. Typical and maximum current consumption from V_{DD} supply **at V_{DD}** = 1.8 V (continued)

1. Data based on characterization results, not tested in production unless otherwise specified.

2. Data based on characterization results and tested in production with code executing from RAM.

Table 29. Typical and maximum current consumption from the V_{DDA} supply

1. Current consumption from the V_{DDA} supply is independent of whether the peripherals are on or off. Furthermore when the PLL is off, I_{DDA} is independent from the frequency.

2. Data based on characterization results, not tested in production.

Table 30. Typical and maximum V_{ze} consumption in Stop mode

1. Data based on characterization results, not tested in production unless otherwise specified.

2. Data based on characterization results and tested in production.

Table 31. Typical and maximum V_{DDA} consumption in Stop mode

1. Data based on characterization results and tested in production.

Note: The total current consumption is the sum of IDD and IDDA

Table 32. Typical and maximum current consumption from V_{BAT} supply

1. Crystal used: Abracon ABS07-120-32.768 kHz-T with a CL of 6 pF for typical values.

2. Data based on characterization results, not tested in production.

Figure 12. Typical V_{BAT} current consumption (LSE and RTC ON/LSEDRV[1:0] = '00')

Typical current consumption

The MCU is placed under the following conditions:

- V_{DD} = 1.8 V, V_{DDA} = 3.3 V
- All I/O pins available on each package are in analog input configuration
- The Flash access time is adjusted to f_{HCLK} frequency (0 wait states from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states from 48 MHz to 72 MHz), and Flash prefetch is ON
- When the peripherals are enabled, $f_{APB1} = f_{AHB/2}$, $f_{APB2} = f_{AHB}$
- PLL is used for frequencies greater than 8 MHz
- AHB prescaler of 2, 4, 8,16 and 64 is used for the frequencies 4 MHz, 2 MHz, 1 MHz, 500 kHz and 125 kHz respectively.

Table 33. Typical current consumption in Run mode, code with data processing running from Flash

1. V_{DDA} monitoring is ON.

2. When peripherals are enabled, the power consumption of the analog part of peripherals such as ADC, DAC, Comparators, OpAmp etc. is not included. Refer to the tables of characteristics in the subsequent sections.

1. V_{DDA} monitoring is ON

2. When peripherals are enabled, the power consumption of the analog part of peripherals such as ADC, DAC, Comparators, OpAmp etc. is not included. Refer to the tables of characteristics in the subsequent sections.

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *[Table 52: I/O static characteristics](#page-82-0)*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution: Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption (see*[Table 36: Peripheral current](#page-66-0) [consumption](#page-66-0)*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$
I_{SW} = V_{DD} \times f_{SW} \times C
$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load

 V_{DD} is the MCU supply voltage

 f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_S$

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

Electrical characteristics STM32F358xC

1. $CS = 5 pF$ (estimated value).

On-chip peripheral current consumption

The MCU is placed under the following conditions:

- all I/O pins are in analog input configuration
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
	- with all peripherals clocked off
	- with only one peripheral clocked on
- ambient operating temperature at 25°C and V_{DD} = 1.8 V, V_{DDA} = 3.3 V.

Table 36. Peripheral current consumption

Table 36. Peripheral current consumption (continued)

1. The power consumption of the analog part (I_{DDA}) of peripherals such as ADC, DAC, Comparators, OpAmp etc. is not included. Refer to the tables of characteristics in the subsequent sections.

2. BusMatrix is automatically active when at least one master is ON (CPU, DMA1 or DMA2).

3. The APBx bridge is automatically active when at least one peripheral is ON on the same bus.

6.3.5 Wakeup time from low-power mode

The wakeup times given in *[Table 37](#page-68-0)* are measured starting from the wakeup event trigger up to the first instruction executed by the CPU:

- For Stop or Sleep mode: the wakeup event is WFE.
- WKUP1 (PA0) pin is used to wakeup from Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *[Table 24](#page-55-0)*.

| Symbol | Parameter | Typ @V _{DD} = 1.8 V, V _{DDA} = 3.3V | Max | Unit |
|---------------------|--------------------------------|---|-----|------------------|
| ^I WUSTOP | Wakeup from Stop mode | 3.8 | 5.3 | μs |
| WUSLEEP | Wakeup from Sleep mode | | | CPU clock cycles |
| WUPOR | Wakeup from Power off state | 69.2 | 100 | μs |

Table 37. Low-power mode wakeup timings

6.3.6 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in *[Section 6.3.13](#page-82-1)*. However, the recommended clock input waveform is shown in *[Figure 13](#page-69-0)*.

1. Guaranteed by design, not tested in production.

Figure 13. High-speed external clock source AC timing diagram

Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in *[Section 6.3.13](#page-82-1)*. However, the recommended clock input waveform is shown in *[Figure 14](#page-70-0)*

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|--------------------------------|---|-------------------|-------------|--------|--------------------|-------------|
| f_{LSE_ext} | User External clock source frequency (1) | | | 32.768 | 1000 | kHz |
| V_{LSEH} | OSC32 IN input pin high level voltage | | $0.7V_{DD}$ | | V_{DD} | \vee |
| V_{LSEL} | OSC32 IN input pin low level voltage | | V_{SS} | | 0.3V _{DD} | |
| $t_{w(LSEH)}$ $t_{w(LSEL)}$ | OSC32 IN high or low time ⁽¹⁾ | | 450 | | | ns |
| $t_{r(LSE)}$ $t_{f(LSE)}$ | OSC32 IN rise or fall time ⁽¹⁾ | | | | 50 | |

Table 39. Low-speed external user clock characteristics

1. Guaranteed by design, not tested in production.

Figure 14. Low-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *[Table 40](#page-71-0)*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.

2. Guaranteed by design, not tested in production.

3. This consumption level occurs during the first $2/3$ of the $t_{\text{SU(HSE)}}$ startup time.

4. $t_{\text{SU(HSE)}}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly w

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *[Figure 15](#page-72-0)*). C_{11} and C_{12} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing $C_{1,1}$ and $C_{1,2}$.

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator" *design guide for ST microcontrollersî available from the ST website www.st.com.*

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *[Table 41](#page-73-0)*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 41. LSE oscillator characteristics (f_{LSE} = 32.768 kHz)

1. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for
ST microcontrollers".

2. Guaranteed by design, not tested in production.

3. $t_{\text{SU}(LSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator" design guide for ST microcontrollers" available from the ST website www.st.com.

Figure 16. Typical application with a 32.768 kHz crystal

Note: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

6.3.7 Internal clock source characteristics

The parameters given in *[Table 42](#page-75-0)* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *[Table 24](#page-55-0)*.

High-speed internal (HSI) RC oscillator

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|--------------------------|-------------------------------------|-----------------------------------|------------------|------------|------------------|------------|
| f_{HSI} | Frequency | | | 8 | \overline{a} | MHz |
| TRIM | HSI user trimming step | | | | 1 ⁽²⁾ | $\%$ |
| $DuCy$ _(HSI) | Duty cycle | | $45^{(2)}$ | | $55^{(2)}$ | $\%$ |
| | Accuracy of the HSI oscillator | T_A = -40 to 105° C | $-2.8^{(3)}$ | | $3.8^{(3)}$ | |
| | | T_A = -10 to 85°C | $-1.9^{(3)}$ | | $2.3^{(3)}$ | |
| ACC_{HSI} | | T_A = 0 to 85°C | $-1.9^{(3)}$ | | $2^{(3)}$ | $\%$ |
| | | $T_A = 0$ to 70°C | $-1.3^{(3)}$ | | $2^{(3)}$ | |
| | | T_A = 0 to 55°C | $-1^{(3)}$ | | $2^{(3)}$ | |
| | | $T_A = 25^{\circ}C^{(4)}$ | -1 | | 1 | |
| $t_{\text{su(HSI)}}$ | HSI oscillator startup time | | 1 ⁽²⁾ | | $2^{(2)}$ | μs |
| I DDA(HSI) | HSI oscillator power consumption | | | 80 | $100^{(2)}$ | μA |

Table 42. HSI oscillator characteristics(1)

1. $V_{\text{DDA}} = 3.3$ V, T_A = -40 to 105 °C unless otherwise specified.

2. Guaranteed by design, not tested in production.

3. Data based on characterization results, not tested in production.

4. Factory calibrated, parts not soldered.

Figure 17. HSI oscillator accuracy characterization results for soldered parts

Low-speed internal (LSI) RC oscillator

Table 43. LSI oscillator characteristics(1)

| Symbol | Parameter | Min | Typ | Max | Unit |
|----------------------------|----------------------------------|-----|------------|-----|------|
| t _{LSI} | Frequency | 30 | 40 | 50 | kHz |
| $t_{\text{su(LSI)}}^{(2)}$ | LSI oscillator startup time | | | 85 | μs |
| $I_{DD(LSI)}^{(2)}$ | LSI oscillator power consumption | | 0.75 | 1.2 | μA |

1. $V_{DDA} = 3.3 V$, $T_A = -40$ to 105 °C unless otherwise specified.

2. Guaranteed by design, not tested in production.

6.3.8 PLL characteristics

The parameters given in *[Table 44](#page-76-0)* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *[Table 24](#page-55-0)*.

Table 44. PLL characteristics

1. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by $f_{\text{PLL_OUT}}$

2. Guaranteed by design, not tested in production.

6.3.9 Memory characteristics

Flash memory

The characteristics are given at $T_A = -40$ to 105 °C unless otherwise specified.

Table 45. Flash memory characteristics

1. Guaranteed by design, not tested in production.

Table 46. Flash memory endurance and data retention

1. Data based on characterization results, not tested in production.

2. Cycling performed over the whole temperature range.

6.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- **Electrostatic discharge (ESD)** (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- **FTB**: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *[Table 47](#page-78-0)*. They are based on the EMS levels and classes defined in application note AN1709.

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

| Symbol | Parameter | Conditions | Monitored frequency band | Max vs. $[f_{HSE}/f_{HCLK}]$ 8/72 MHz | Unit |
|--------|-------------------------|--|------------------------------------|--|------|
| | | | 0.1 to 30 MHz | | |
| | | V_{DD} = 1.8 V, T _A = 25 °C, LQFP100 package | 30 to 130 MHz | 16 | dBµV |
| | Peak level S_{EMI} | compliant with IEC 61967-2 | 130 MHz to 1GHz | 23 | |
| | | | SAE EMI Level | | |

Table 48. EMI characteristics

6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device $(3 \text{ parts} \times (n+1) \text{ supply pins})$. This test conforms to the JESD22-A114/C101 standard.

| Symbol | Ratings | Conditions | Class | Maximum value ⁽¹⁾ | Unit |
|--------|---|--|--------------|--|------|
| | Electrostatic discharge VESD(HBM) voltage (human body model) | T_A = +25 °C, conforming to JESD22-A114 | 2 | 2000 | |
| | Electrostatic discharge V _{ESD(CDM)} voltage (charge device model) | T_A = +25 °C, conforming to JESD22-C101 | Ш | 500 | V |

Table 49. ESD absolute maximum ratings

1. Data based on characterization results, not tested in production.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of -5 μ A/+0 μ A range), or other functional failure (for example reset occurrence or oscillator frequency deviation).

The test results are given in *[Table 51](#page-81-0)*

| | | Functional susceptibility | | |
|-----------|--|----------------------------------|------------------------------|------|
| Symbol | Description | Negative injection | Positive injection | Unit |
| | Injected current on BOOT0 | -0 | NA. | |
| | Injected current on PC0, PC1, PC2, PC3, PF2, PA0, PA1, PA2, PA3, PF4, PA4, PA5, PA6, PA7, PC4, PC5 with induced leakage current on other pins from this group less than -50 µA | - 5 | | |
| I_{INJ} | Injected current on PB0, PB1, PE7, PE8, PE9, PE10, PE11, PE12, PE13, PE14, PE15, PB12, PB13, PB14, PB15, PD8, PD9, PD10, PD11, PD12, PD13, PD14 with induced leakage current on other pins from this group less than -50 µA | - 5 | | mA |
| | Injected current on PC0, PC1, PC2, PC3, PF2, PA0, PA1, PA2, PA3, PF4, PA4, PA5, PA6, PA7, PC4, PC5, PB0, PB1, PE7, PE8, PE9, PE10, PE11, PE12, PE13, PE14, PE15, PB12, PB13, PB14, PB15, PD8, PD9, PD10, PD11, PD12, PD13, PD14 with induced leakage current on other pins from this group less than 400 µA | | $+5$ | |
| | Injected current on NPOR pin and on any other FT and FTf pins | - 5 | NA | |
| | Injected current on any other pins | - 5 | $+5$ | |

Table 51. I/O current injection susceptibility

Note: It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

6.3.13 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *[Table 52](#page-82-0)* are derived from tests performed under the conditions summarized in *[Table 24](#page-55-0)*. All I/Os are CMOS and TTL compliant.

1. Data based on design simulation.

2. Tested in production.

3. Leakage could be higher than the maximum value. if negative current is injected on adjacent pins. Refer to *[Table 51: I/O](#page-81-0) [current injection susceptibility](#page-81-0)*.

4. To sustain a voltage higher than V_{DD} +0.3 V, the internal pull-up/pull-down resistors must be disabled.

5. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimum (~10% order).

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters.

Figure 19. Five volt tolerant (FT and FTf) I/O input characteristics

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to $+/-$ 20 mA (with a relaxed $V_{\text{OL}}/V_{\text{OH}}$).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *[Section 6.2](#page-53-0)*:

- The sum of the currents sourced by all the I/Os on V_{DD} plus the maximum Run consumption of the MCU sourced on V_{DD} cannot exceed the absolute maximum rating ΣI_{VDD} (see *[Table 22](#page-54-0)*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating ΣI_{VSS} (see *[Table 22](#page-54-0)*).

Output voltage levels

Unless otherwise specified, the parameters given in *[Table 53](#page-84-0)* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *[Table 24](#page-55-0)*. All I/Os (FT, TTa and TC unless otherwise specified) are CMOS and TTL compliant.

Table 53. Output voltage characteristics

1. The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in *[Table 22](#page-54-0)* and the sum of I_{IO} (I/O ports and control pins) must not exceed ΣI_{IO(PIN)}.

2. The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in *[Table 22](#page-54-0)* and the sum of I_{IO} (I/O ports and control pins) must not exceed ΣI_{IO(PIN)}.

3. Guaranted by Design, not tested in production.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *[Figure 20](#page-86-0)* and *[Table 54](#page-85-0)*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *[Table 24](#page-55-0)*.

| OSPEEDRy [1:0] value ⁽¹⁾ | Symbol | Parameter | Conditions | Min | Max | Unit |
|--|-------------------------|--|--|--------------------------|----------------|------------|
| | $f_{\text{max(IO)}$ out | Maximum frequency ⁽²⁾ | C_L = 50 pF, V_{DD} = 1.65 V to 1.95 V | $\overline{}$ | $\mathbf{1}$ | MHz |
| x ₀ | $t_{f(IO)$ out | Output high to low level fall time | | \overline{a} | $125^{(3)}$ | |
| | $t_{r(IO)$ out | Output low to high level rise time | C_L = 50 pF, V_{DD} = 1.65 V to 1.95 V | | $125^{(3)}$ | ns |
| | $f_{\text{max(IO)}$ out | Maximum frequency ⁽²⁾ | C_L = 50 pF, V_{DD} = 1.65 V to 1.95 V | | $4^{(3)}$ | MHz |
| 01 | $t_{f(IO)$ out | Output high to low level fall time | | $\overline{}$ | $62.5^{(3)}$ | |
| | $t_{r(IO) \text{out}}$ | Output low to high level rise time | C_L = 50 pF, V_{DD} = 1.65 V to 1.95 V | | $62.5^{(3)}$ | ns |
| | $f_{\text{max(IO)}$ out | Maximum frequency ⁽²⁾ | C_L = 50 pF, V_{DD} = 1.65 V to 1.95 V | | $10^{(3)}$ | MHz |
| 11 | $t_{f(IO)$ out | Output high to low level fall time | C_L = 50 pF, V_{DD} = 1.65 V to 1.95 V | | $25^{(3)}$ | |
| | $t_{r(IO) \text{out}}$ | Output low to high level rise time | C_L = 50 pF, V_{DD} = 1.65 V to 1.95 V | \overline{a} | $25^{(3)}$ | ns |
| | $f_{\text{max(IO)}$ out | Maximum frequency ⁽²⁾ | | | $0.5^{(4)(3)}$ | MHz |
| FM+ configuration ⁽⁴⁾ | $t_{f(IO)$ out | Output high to low level fall time | C_L = 50 pF, V_{DD} = 1.65 V to 1.95 V | | $16^{(4)(3)}$ | ns |
| | $t_{r(IO)$ out | Output low to high level rise time | | | $44^{(4)(3)}$ | |
| | ^t EXTIpw | Pulse width of external signals detected by the EXTI controller | | 10 | | ns |

Table 54. I/O AC characteristics(1)

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the RM0316 reference manual for a description of GPIO Port configuration register.

2. The maximum frequency is defined in *[Figure 20](#page-86-0)*.

3. Guaranteed by design, not tested in production.

4. The I/O speed configuration is bypassed in FM+ I/O mode. Refer to the RM0316 STM32F303xx, STM32F358xC and STM32F328x4/6/8 reference manual (RM0316) for a description of FM+ I/O mode configuration.

6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *[Table 52](#page-82-0)*).

Unless otherwise specified, the parameters given in *[Table 55](#page-86-1)* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *[Table 24](#page-55-0)*.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|--|--|-------------------|---|------------|-------------------------------|-----------|
| $V_{\mathsf{IL}(\mathsf{NRST})}{}^{(1)}$ | NRST Input low level voltage | | | | $0.3V_{\text{DQ}}+0.07^{(1)}$ | ν |
| | $V_{IH(NRST)}^{(1)}$ NRST Input high level voltage | | $0.445V_{DD}$ + 0.398 ⁽¹⁾ | | | |
| $V_{hys(NRST)}$ | NRST Schmitt trigger voltage hysteresis | | | 200 | | mV |
| R_{PU} | Weak pull-up equivalent resistor ⁽²⁾ | $V_{IN} = V_{SS}$ | 25 | 40 | 55 | $k\Omega$ |
| $V_{F(NRST)}^{(1)}$ | NRST Input filtered pulse | | | | $100^{(1)}$ | ns |
| $V_{NF(NRST)}^{(1)}$ | NRST Input not filtered pulse | | $700^{(1)}$ | | | ns |

Table 55. NRST pin characteristics

1. Guaranteed by design, not tested in production.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).

Figure 21. Recommended NRST pin protection

1. The reset network protects the device against parasitic resets.

2. The user must ensure that the level on the NRST pin can go below the $V_{\text{IL(NRST)}}$ max level specified in *[Table 55](#page-86-1)*. Otherwise the reset will not be taken into account by the device.

6.3.15 NPOR pin characteristics

The NPOR pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, Rpu (see $Table 56$) connected to V_{DDA} supply.

Unless otherwise specified, the parameters given in *[Table 56](#page-87-0)* are derived from tests performed under ambient temperature and V_{DDA} supply voltage conditions summarized in *[Table 24](#page-55-0)*.

| Symbol ⁽¹⁾ | Parameter | Conditions | Min | Typ | Max | Unit |
|-----------------------------------|---|-------------------|-----------------------|-----|-------------------|------|
| $V_{IL(NPOR)}$ | NPOR Input low level voltage | | | | $0.475VDDA$ - 0.2 | v |
| $V_{IH(NPOR)}$ | NPOR Input high level voltage | | $0.5V_{DDA}$ + 0.2 | | | |
| $V_{\mathsf{hys}(\mathsf{NPOR})}$ | NPOR Schmitt trigger voltage hysteresis | ۰ | | 100 | | mV |
| R_{PU} | Weak pull-up equivalent resistor ⁽²⁾ | $V_{IN} = V_{SS}$ | 25 | 40 | 55 | kΩ |

Table 56. NPOR pin characteristics

1. Guaranteed by design, not tested in production.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).

6.3.16 Timer characteristics

The parameters given in *[Table 57](#page-88-0)* are guaranteed by design.

Refer to *[Section 6.3.13: I/O port characteristics](#page-82-1)* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

| Symbol | Parameter | Conditions Min | | Max | Unit |
|-------------------------|-----------------------------|--|----------|------------------------|----------------------|
| | | | 1 | | ^t TIMxCLK |
| $t_{res(TIM)}$ | Timer resolution time | f_{TIMxCLK} = 72 MHz | 13.9 | | ns |
| | | t_{TIMxCLK} = 144 MHz, $x = 1.8$ | 6.95 | | ns |
| f_{EXT} | Timer external clock | | Ω | $f_{\text{TIMxCLK}}/2$ | MHz |
| frequency on CH1 to CH4 | | f_{TIMxCLK} = 72 MHz | 0 | 36 | MHz |
| Res _{TIM} | Timer resolution | TIMx (except TIM2) | | 16 | bit |
| | | TIM ₂ | | 32 | |
| | | | 1 | 65536 | ^t TIMxCLK |
| t _{COUNTER} | 16-bit counter clock period | f_{TIMxCLK} = 72 MHz | 0.0139 | 910 | μs |
| | | f_{TIMxCLK} = 144 MHz, $x = 1.8$ | 0.0069 | 455 | μs |
| | | | | 65536 × 65536 | ^t TIMxCLK |
| t _{MAX_COUNT} | Maximum possible count | f_{TIMxCLK} = 72 MHz | | 59.65 | s |
| | with 32-bit counter | f_{TIMxCLK} = 144 MHz, $x = 1.8$ | | 29.825 | s |

Table 57. TIMx(1)(2) characteristics

1. TIMx is used as a general term to refer to the TIM1, TIM2, TIM3, TIM4, TIM6, TIM15, TIM16 and TIM17 timers.

2. Guaranteed by design, not tested in production.

1. These timings are given for a 40 kHz clock but the microcontroller's internal RC frequency can vary from 30
to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing
of t

1. Guaranteed by design, not tested in production.

6.3.17 Communications interfaces

I ²C interface characteristics

The I^2C interface meets the requirements of the standard I^2C communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not "true" opendrain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but is still present.

The I2C characteristics are described in *[Table 60](#page-90-0)*. Refer also to *[Section 6.3.13: I/O port](#page-82-1) [characteristics](#page-82-1)* for more details on the input/output alternate function characteristics (SDA and SCL).

1. The I2C characteristics are the requirements from I2C bus specification rev03. They are guaranteed by design when I2Cx_TIMING register is correctly programmed (Refer to the reference manual). These characteristics are not tested in production.

2. The maximum tHD;DAT could be 3.45 µs, 0.9 µs and 0.45 µs for standard mode, fast mode and fast mode plus, but must be less than the maximum of tVD;DAT or tVD;ACK by a transition time.

1. Guaranteed by design, not tested in production.

1. Rs: Series protection resistors, Rp: Pull-up resistors, VDD_I2C: I2C bus supply.

SPI/I2S characteristics

Unless otherwise specified, the parameters given in *[Table 62](#page-92-0)* for SPI or in *[Table 63](#page-94-0)* for I2S are derived from tests performed under ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *[Table 24](#page-55-0)*.

Refer to *[Section 6.3.13: I/O port characteristics](#page-82-1)* for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I²S).

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-----------------------------|-------------------------------------|--|--------------------------|--------------------------|------------------------------|---------------|
| | | Master mode, SPI1/2/3 | | | 18 | |
| f_{SCK} | SPI clock frequency | Slave mode, SPI1/2/3 | | | 18 | MHz |
| $1/t_{c(SCK)}$ | | Slave mode transmitter/full duplex SPI1/2/3 | | | $12.5^{(2)}$ | |
| Duty(SCK) | SPI slave input clock duty cycle | Slave mode | 30 | 50 | 70 | $\frac{0}{0}$ |
| $t_{\text{su}}(\text{NSS})$ | NSS setup time | Slave mode, SPI presc = 2 | 4*Tpclk | $\overline{}$ | $\qquad \qquad \blacksquare$ | |
| t_h (NSS) | NSS hold time | Slave mode SPI presc = 2 | 2*Tpclk | | | |
| $t_w(SCKH)$ $t_w(SCKL)$ | SCK high and low time | Master mode, f_{PCLK} = 36 MHz, $presc = 4$ | Tpclk-2 | T pclk | Tpclk+2 | |
| $t_{\text{su}}(\text{MI})$ | | Master mode | 5.5 | | | |
| $t_{\text{su}}(SI)$ | Data input setup time | Slave mode | 6.5 | | | |
| $t_h(MI)$ | | Master mode | 5 | | | |
| $t_h(SI)$ | Data input hold time | Slave mode | 5 | | | ns |
| t_a (SO) | Data output access time | Slave mode, f_{PCLK} = 24 MHz | Ω | | 4*Tpclk | |
| t_{dis} (SO) | Data output disable time | Slave mode | 0 | | 24 | |
| $t_v(SO)$ | Data output valid time | Slave mode (after enable edge) | $\overline{}$ | 25 | 39 | |
| $t_v(MO)$ | Data output valid time | Master mode (after enable edge) | - | 1.5 | 3 | |
| $t_h(SO)$ | | Slave mode (after enable edge) | 11 | | | |
| $t_h(MO)$ | Data output hold time | Master mode (after enable edge) | 0 | | | |

Table 62. SPI characteristics(1)

1. Data based on characterization results, not tested in production.

2. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a
master having t_{su}(MI) = 0 while Duty(SCK) = 50%.

Figure 23. SPI timing diagram - slave mode and CPHA = 0

1. Measurement points are done at $0.5V_{DD}$ and with external C_L = 30 pF.

Figure 25. SPI timing diagram - master mode(1)

1. Measurement points are done at $0.5V_{DD}$ and with external C_L = 30 pF.

Table 63. I2S characteristics(1)

| Symbol | Parameter | Conditions | Min | Max | Unit |
|----------------------------|---------------------------------------|--|--------------|------------|------------|
| f_{CK} $1/t_{C(CK)}$ | I ² S clock frequency | Master data: 16 bits, audio freq=48 kHz | 1.496 | 1.503 | MHz |
| | | Slave | $\mathbf{0}$ | 12.288 | |
| $t_{r(CK)}$ $t_{f(CK)}$ | $I2S$ clock rise and fall time | Capacitive load $C_1 = 30 pF$ | | 8 | |
| $t_{w(CKH)}$ | $I2S$ clock high time | Master $f_{PCI K}$ = 36 MHz, | 331 | | |
| $t_{W(CKL)}$ | $I2S$ clock low time | audio frequency = 48 kHz | 332 | | |
| $t_{v(WS)}$ | WS valid time | Master mode | 4 | | ns |
| $t_{h(WS)}$ | WS hold time | Master mode | 4 | | |
| $t_{\text{su(WS)}}$ | WS setup time | Slave mode | 4 | | |
| $t_{h(WS)}$ | WS hold time | Slave mode | Ω | | |
| Duty Cycle | $I2S$ slave input clock duty cycle | Slave mode | 30 | 70 | $\%$ |

| Symbol | Parameter | Conditions | Min | Max | Unit |
|-------------------------|------------------------|---|----------|-----|-------------|
| $t_{\text{su(SD_MR)}}$ | Data input setup time | Master receiver | 9 | | |
| $t_{\text{su(SD_SR)}}$ | Data input setup time | Slave receiver | 2 | | |
| $t_{h(SD_MR)}$ | | Master receiver | Ω | | |
| $t_{h(SD_SR)}$ | Data input hold time | Slave receiver | 0 | | |
| $t_{V(SDST)}$ | Data output valid time | Slave transmitter (after enable edge) | | 29 | ns |
| $t_{h(SD_ST)}$ | Data output hold time | Slave transmitter (after enable edge) | 12 | | |
| $t_{V(SD_MT)}$ | Data output valid time | Master transmitter (after enable edge) | | 3 | |
| $t_{h(SD_MT)}$ | Data output hold time | Master transmitter (after enable edge) | 2 | | |

Table 63. I2S characteristics(1) (continued)

1. Data based on characterization results, not tested in production.

Figure 26. I2S slave timing diagram (Philips protocol)(1)

1. Measurement points are done at $0.5V_{DD}$ and with external C_L =30 pF.

2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

Figure 27. I2S master timing diagram (Philips protocol)(1)

1. Measurement points are done at $0.5V_{DD}$ and with external C_L =30 pF.

2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

CAN (controller area network) interface

Refer to *[Section 6.3.13: I/O port characteristics](#page-82-1)* for more details on the input/output alternate

6.3.18 ADC characteristics

Unless otherwise specified, the parameters given in *[Table 64](#page-97-0)* to *[Table 67](#page-103-0)* are guaranteed by design, with conditions summarized in *[Table 24](#page-55-0)*.

1. Data guaranteed by design, not tested in production.

2. V_{REF+} can be internally connected to V_{DDA} and V_{REF-} can be internally connected to V_{SSA}, depending on the package. Refer to *Section 4: Pinouts and pin description* for further details.

Figure 28. ADC typical current consumption on VDDA pin

| | Sampling cycle @ 72 MHz | IQUIC 00. MOAILIUIII ADU NAIN Sampling time [ns] $@$ 72 MHz | R_{AlN} max (k Ω) | | | | |
|-------------------|--------------------------------------|--|------------------------------|-------------------------|----------------------------|--|--|
| Resolution | | | Fast channels ⁽²⁾ | Slow channels | Other channels $^{(3)}$ | | |
| 12 bits | 1.5 | 20.83 | 0.018 | NA | NA | | |
| | 2.5 | 34.72 | 0.150 | NA | 0.022 | | |
| | 4.5 | 62.50 | 0.470 | 0.220 | 0.180 | | |
| | 7.5 | 104.17 | 0.820 | 0.560 | 0.470 | | |
| | 19.5 | 270.83 | 2.70 1.80 | | 1.50 | | |
| | 61.5 | 854.17 | 8.20 6.80 | | 4.70 | | |
| | 181.5 | 2520.83 | 22.0 | 18.0 15.0 | | | |
| | 601.5 | 8354.17 | 82.0 | 68.0 | 47.0 | | |
| | 1.5 | 20.83 | 0.082 | NA | NA | | |
| | 2.5 | 34.72 | 0.270 | 0.082 | 0.100 | | |
| | 4.5 | 62.50 | 0.560 | 0.390 | 0.330 | | |
| 10 bits | 7.5 | 104.17 | 1.20 | 0.82 | 0.68 | | |
| | 19.5 | 270.83 | 3.30 | 2.70 | 2.20 | | |
| | 61.5 | 854.17 | 10.0 | 8.2 | 6.8 | | |
| | 181.5 | 2520.83 | 33.0 | 27.0 | 22.0 | | |
| | 601.5 | 8354.17 | 100.0 | 82.0 | 68.0 | | |
| | 1.5 | 20.83 | 0.150 | NA | 0.039 | | |
| | 2.5 | 34.72 | 0.390 | 0.180 | 0.180 | | |
| | 4.5 | 62.50 | 0.820 | 0.560 | 0.470 | | |
| 8 bits | 7.5 | 104.17 | 1.50 | 1.20 | | | |
| | 19.5 | 270.83 | 3.90 | 3.30 | | | |
| | 61.5 | 854.17 | 12.00 | 12.00 | | | |
| | 181.5 | 2520.83 | 39.00 | 33.00 | | | |
| | 601.5 | 8354.17 | 100.00 | 100.00 | 82.00 | | |
| 6 bits | 1.5 | 20.83 | 0.270 | 0.100 | 0.150 | | |
| | 2.5 | 34.72 | 0.560 | 0.390 | 0.330 | | |
| | 4.5 | 62.50 | 1.200 | 0.820 | 0.820 | | |
| | 7.5 | 104.17 | 2.20 | 1.80 | 1.50 | | |
| | 19.5 | 270.83 | 5.60 | 4.70 | 3.90 | | |
| | 61.5 | 854.17 | 18.0 | 15.0 | 12.0 | | |
| | 181.5 | 2520.83 | 56.0 | 47.0 | 39.0 | | |
| | 601.5 | 8354.17 | 100.00 | 100.0 | 100.0 | | |

Table 65. Maximum ADC R (1)

1. Data based on characterization results, not tested in production.

2. All fast channels, expect channels on PA2, PA6, PB1, PB12.

3. Channels available on PA2, PA6, PB1 and PB12.

Table 66. ADC accuracy - limited test conditions 100-pin packages(1)(2) (continued)

1. ADC DC accuracy values are measured after internal calibration.

2. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
Any pos

3. Data based on characterization results, not tested in production.

Table 67. ADC accuracy, 100-pin packages(1)(2)(3)

Table 67. ADC accuracy, 100-pin packages(1)(2)(3) (continued)

1. ADC DC accuracy values are measured after internal calibration.

2. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
Any pos

3. Better performance may be achieved in restricted V_{DDA} , frequency and temperature ranges.

4. Data based on characterization results, not tested in production.

| Symbol | Parameter | Conditions | Min (3) | Typ | Max (3) | Unit | | |
|----------------------|---------------------------------------|---|---------------------|---------------------|-------------------|-----------|--------------------------|------------|
| ET. | Total unadjusted error | | Single ended | Fast channel 5.1 Ms | \Box | ±4.0 | ±4.5 | LSB |
| | | | | Slow channel 4.8 Ms | \blacksquare | ±5.5 | ±6.0 | |
| | | | Differential | Fast channel 5.1 Ms | \Box | ±3.5 | ±4.0 | |
| | | | | Slow channel 4.8 Ms | \overline{a} | ±3.5 | ±4.0 | |
| EO | Offset error | | Single ended | Fast channel 5.1 Ms | \Box | ±2.0 | ±2.0 | |
| | | | | Slow channel 4.8 Ms | \overline{a} | ±1.5 | ±2.0 | |
| | | | Differential | Fast channel 5.1 Ms | \overline{a} | ±1.5 | ±2.0 | |
| | | | | Slow channel 4.8 Ms | \blacksquare | ±1.5 | ±2.0 | |
| EG | | ADC clock freq. ≤72 MHz Sampling freq. \leq 5 Msps $V_{DDA} = V_{REF+} = 3.3 V$ 25° C 64-pin package | Single ended | Fast channel 5.1 Ms | \overline{a} | ±3.0 | ±4.0 | |
| | Gain error | | | Slow channel 4.8 Ms | \blacksquare | ±5.0 | ±5.5 | |
| | | | Differential | Fast channel 5.1 Ms | \overline{a} | ±3.0 | ±3.0 | |
| | | | | Slow channel 4.8 Ms | \blacksquare | ±3.0 | ±3.0 | |
| ED | Differential linearity error | | Single ended | Fast channel 5.1 Ms | \overline{a} | ±1.0 | ± 1.0 | |
| | | | | Slow channel 4.8 Ms | \blacksquare | ±1.0 | ± 1.0 | |
| | | | Differential | Fast channel 5.1 Ms | \overline{a} | ±1.0 | ±1.0 | |
| | | | | Slow channel 4.8 Ms | \blacksquare | ±1.0 | ± 1.0 | |
| EL. | Integral linearity error | | Single ended | Fast channel 5.1 Ms | \overline{a} | ±1.5 | ±2.0 | |
| | | | | Slow channel 4.8 Ms | \blacksquare | ±2.0 | ±3.0 | |
| | | | Differential | Fast channel 5.1 Ms | \overline{a} | ± 1.5 | ± 1.5 | |
| | | | | Slow channel 4.8 Ms | \blacksquare | ± 1.5 | ±2.0 | |
| ENOB ⁽⁴⁾ | | | Single ended | Fast channel 5.1 Ms | 10.8 | 10.8 | \blacksquare | bits dB |
| | Effective number of bits | | | Slow channel 4.8 Ms | 10.8 | 10.8 | $\overline{}$ | |
| | | | Differential | Fast channel 5.1 Ms | 11.2 | 11.3 | | |
| | | | | Slow channel 4.8 Ms | 11.2 | 11.3 | $\overline{}$ | |
| SINAD ⁽⁴⁾ | Signal-to- noise and distortion | | Single ended | Fast channel 5.1 Ms | 66 | 67 | \blacksquare | |
| | | | | Slow channel 4.8 Ms | 66 | 67 | \blacksquare | |
| | | | Differential | Fast channel 5.1 Ms | 69 | 70 | $\overline{}$ | |
| | ratio | | | Slow channel 4.8 Ms | 69 | 70 | \blacksquare | |

Table 68. ADC accuracy - limited test conditions 64-pin packages(1)(2)

Table 68. ADC accuracy - limited test conditions 64-pin packages(1)(2) (continued)

1. ADC DC accuracy values are measured after internal calibration.

2. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
Any pos accuracy.

3. Data based on characterization results, not tested in production.

4. Value measured with a -0.5dB Full Scale 50kHz sine wave input signal.

Table 69. ADC accuracy, 64-pin packages(1)(2)(3) (continued)

1. ADC DC accuracy values are measured after internal calibration.

2. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
Any pos accuracy.

3. Better performance may be achieved in restricted V_{DDA} , frequency and temperature ranges.

4. Data based on characterization results, not tested in production.

Table 70. ADC accuracy at 1MSPS(1)(2)

1. ADC DC accuracy values are measured after internal calibration.

2. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
Any pos

3. Data based on characterization results, not tested in production.

Figure 30. ADC accuracy characteristics

Figure 31. Typical connection diagram using the ADC

1. Refer to *[Table 64](#page-97-0)* for the values of R_{AIN}.

2. $C_{\text{parasitic}}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C_{parasitic} value will downgrade conversion accuracy. To remedy this, f

General PCB design guidelines

Power supply decoupling should be performed as shown in *[Figure 10](#page-52-0)*. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

6.3.19 DAC electrical specifications

Table 71. DAC characteristics

1. Guaranteed by design, not tested in production.

2. Quiescent mode refers to the state of the DAC a keeping steady value on the output, so no dynamic consumption is involved.

3. Data based on characterization results, not tested in production.

Figure 32. 12-bit buffered /non-buffered DAC

1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

6.3.20 Comparator characteristics

1. Data based on characterization results, not tested in production.

2. For more details and conditions, see [Figure 33](#page-113-0) Maximum V_{REFINT} scaler startup time from power down.

Figure 33. Maximum VREFINT scaler startup time from power down

6.3.21 Operational amplifier characteristics

| Symbol | Parameter | Condition | Min | Typ | Max | Unit | |
|----------------------|---|---|--------------------------|----------------|--------------------------|-------------------------------|--|
| PGA gain | | | \blacksquare | $\overline{2}$ | \blacksquare | $\overline{}$ | |
| | Non inverting gain value | | \blacksquare | 4 | \overline{a} | \overline{a} | |
| | | | $\overline{}$ | 8 | $\frac{1}{2}$ | $\overline{}$ | |
| | | | $\overline{}$ | 16 | \overline{a} | $\overline{}$ | |
| | R2/R1 internal resistance values in PGA mode (2) | Gain=2 | \blacksquare | 5.4/5.4 | $\overline{}$ | kΩ | |
| | | Gain=4 | ÷. | 16.2/5.4 | \overline{a} | | |
| R _{network} | | Gain=8 | $\overline{}$ | 37.8/5.4 | $\frac{1}{2}$ | | |
| | | Gain=16 | $\overline{}$ | 40.5/2.7 | $\overline{}$ | | |
| | PGA gain error PGA gain error | | $-1%$ | \blacksquare | 1% | | |
| I bias | OPAMP input bias current | | \overline{a} | \equiv | $\pm 0.2^{(3)}$ | μA | |
| PGA BW | PGA bandwidth for different non inverting gain | PGA Gain = 2, $Cloud = 50pF,$ Rload = 4 K Ω | | 4 | $\overline{}$ | | |
| | | PGA Gain = 4 , $Cloud = 50pF,$ Rload = 4 K Ω | | $\overline{2}$ | | MHz | |
| | | PGA Gain = 8 , $Cloud = 50pF,$ Rload = 4 K Ω | | 1 | | | |
| | | PGA Gain = 16, $Cloud = 50pF,$ Rload = 4 K Ω | | 0.5 | | | |
| en | Voltage noise density | @ 1KHz, Output loaded with 4 K Ω | | 109 | $\overline{}$ | n V $\overline{\sqrt{Hz}}$ | |
| | | @ 10KHz, Output loaded with 4 $K\Omega$ | | 43 | $\overline{}$ | | |

Table 73. Operational amplifier characteristics(1) (continued)

1. Guaranteed by design, not tested in production.

2. R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain =1+R2/R1

3. Mostly TTa I/O leakage, when used in analog mode.

Figure 34. OPAMP Voltage Noise versus Frequency

6.3.22 Temperature sensor characteristics

1. Guaranteed by design, not tested in production.

2. Shortest sampling time can be determined in the application by multiple iterations.

6.3.23 VBAT monitoring characteristics

Table 76. V_{BAT} monitoring characteristics

1. Guaranteed by design, not tested in production.

2. Shortest sampling time can be determined in the application by multiple iterations.

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of $ECOPACK^@$ packages, depending on their level of environmental compliance. $ECOPACK^@$ specifications, grade definitions and product status are available at: *www.st.com*. $ECOPACK^{\circledR}$ is an ST trademark.

7.1 LQFP100 - 14 x 14 mm, low-profile quad flat package **information**

Figure 35. LQFP100 - 14 x 14 mm, low-profile quad flat package outline

1. Drawing is not to scale.

Table 77. LQPF100 - 14 x 14 mm, low-profile quad flat package mechanical data

| Symbol | millimeters | | inches (1) | | | |
|--------|--------------------------|-----|--------------|--------------------------|--------------------------|--------|
| | Min | Тур | Max | Min | Typ | Max |
| A | $\overline{}$ | - | 1.60 | $\overline{}$ | $\overline{}$ | 0.063 |
| A1 | 0.05 | - | 0.15 | 0.002 | $\overline{}$ | 0.0059 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

1. Dimensions are in millimeters.

120/134 DocID025540 Rev 4

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Figure 37. LQFP100 - 14 x 14 mm, low-profile quad flat package top view example

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such
usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering
samples in p samples to run qualification activity.

7.2 LQFP64 - 10 x 10 mm, low-profile quad flat package **information**

Figure 38. LQFP64 - 10 x 10 mm, low-profile quad flat package outline

1. Drawing is not to scale.

| Symbol | \mathbf{v} millimeters | | , inches ⁽¹⁾ | | | |
|----------------|-----------------------------|-------------|----------------------------|--------------------------|-------------|-----------|
| | Min | Typ | Max | Min | Typ | Max |
| E1 | ۰ | 10.00 | - | $\overline{}$ | 0.3937 | |
| E ₃ | ۰ | 7.50 | - | | 0.2953 | - |
| e | | 0.50 | | | 0.0197 | |
| K | 0° | 3.5° | 7° | 0° | 3.5° | 7° |
| L | 0.45 | 0.60 | 0.75 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.00 | | | 0.0394 | - |
| ccc | | | 0.08 | | | 0.0031 |

Table 78. LQFP64 - 10 x 10 mm, low-profile quad flat package mechanical data **(continued)**

1. Values in inches are converted from mm and rounded to 4 decimal digits.

1. Dimensions are in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such
usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering
samples in p samples to run qualification activity.

7.3 LQFP48 - 7 x 7 mm, low-profile quad flat package **information**

Figure 41. LQFP48 - 7 x 7 mm, low-profile quad flat package outline

1. Drawing is not to scale.

Table 79. LQFP48 - 7 x 7 mm, low-profile quad flat package mechanical data **(continued)**

1. Values in inches are converted from mm and rounded to 4 decimal digits.

1. Dimensions are in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Figure 43. LQFP48 - 7 x 7 mm, low-profile quad flat package top view example

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such
usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering
samples in p samples to run qualification activity.

7.4 Thermal characteristics

The maximum chip junction temperature (T, max) must never exceed the values given in *[Table 24: General operating conditions on page 56](#page-55-0)*.

The maximum chip-junction temperature, ${\sf T}_{\sf J}$ max, in degrees Celsius, may be calculated using the following equation:

$$
T_J \text{ max} = T_A \text{ max} + (P_D \text{ max} \times \Theta_{JA})
$$

Where:

- T_A max is the maximum ambient temperature in ${}^{\circ}C$,
- Θ_{IA} is the package junction-to-ambient thermal resistance, in \degree C/W,
- P_D max is the sum of P_{INT} max and P_{IO} max (P_D max = P_{INT} max + P_{IO} max),
- P_{INT} max is the product of I_{DD} and V_{DD} , expressed in Watts. This is the maximum chip internal power.

 $P_{U\Omega}$ max represents the maximum power dissipation on output pins where:

 $P_{1/O}$ max = Σ (V_{OL} × I_{OL}) + Σ ((V_{DD} – V_{OH}) × I_{OH}),

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Table 80. Package thermal characteristics

7.4.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

7.4.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *[Section 8: Part numbering](#page-130-0)*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F358xC devices at the maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 82 °C (measured according to JESD51-2), I_{DDmax} = 50 mA, V_{DD} = 3.5 V, maximum 3 I/Os used at the same time in output at low level with $I_{\text{OI}} = 8 \text{ mA}$, $V_{\text{OI}} = 0.4 \text{ V}$ and maximum 2 I/Os used at the same time in output at low level with $I_{\text{OI}} = 20 \text{ mA}$, $V_{\text{OI}} = 1.3 \text{ V}$

 P_{INTmax} = 50 mA \times 3.5 V= 175 mW

 P_{10max} = 3 × 8 mA × 0.4 V + 2 × 20 mA × 1.3 V = 61.6 mW

This gives: P_{INTmax} = 175 mW and P_{10max} = 61.6 mW:

 P_{Dmax} = 175 + 61.6 = 236.6 mW

Thus: P_{Dmax} = 236.6 mW

Using the values obtained in *[Table 80](#page-127-0)* T_{Jmax} is calculated as follows:

For LQFP64, 45°C/W

 T_{Jmax} = 82 °C + (45°C/W × 236.6 mW) = 82 °C + 10.65 °C = 92.65 °C

This is within the range of the suffix 6 version parts ($-40 < T_J < 105$ °C).

In this case, parts must be ordered at least with the temperature range suffix 6 (see *[Section 8: Part numbering](#page-130-0)*).

Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature ${\sf T}_{\sf J}$ remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 115 °C (measured according to JESD51-2), I_{DDmax} = 20 mA, V_{DD} = 3.5 V, maximum 9 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V P_{INTmax} = 20 mA \times 3.5 V= 70 mW P_{10max} = 9 × 8 mA × 0.4 V = 28.8 mW This gives: P_{INTmax} = 70 mW and P_{IOMax} = 28.8 mW: P_{Dmax} = 70 + 28.8 = 98.8 mW

Thus: P_{Dmax} = 98.8 mW

Using the values obtained in **[Table 80](#page-127-0) T_{Jmax}** is calculated as follows:

For LQFP100, 41°C/W

$$
T_{\text{Jmax}}
$$
 = 115 °C + (41 °C/W × 98.8 mW) = 115 °C + 4.05 °C = 119.05 °C

This is within the range of the suffix 7 version parts ($-40 < T_J < 125$ °C).

In this case, parts must be ordered at least with the temperature range suffix 7 (see *[Section 8: Part numbering](#page-130-0)*).

8 Part numbering

Table 81. Ordering information scheme

 $\frac{1}{\text{xxx}}$ = programmed parts TR = tape and reel

> For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

9 Revision history

Table 82. Document revision history

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

134/134 DocID025540 Rev 4

