



0.5Ω/0.8Ω Low-Voltage, Dual SPDT Analog Switches in UCSP

General Description

The MAX4684/MAX4685 low on-resistance (R_{ON}), low-voltage, dual single-pole/double-throw (SPDT) analog switches operate from a single +1.8V to +5.5V supply. The MAX4684 features a 0.5Ω (max) R_{ON} for its NC switch and a 0.8Ω (max) R_{ON} for its NO switch at a +2.7V supply. The MAX4685 features a 0.8Ω max on-resistance for both NO and NC switches at a +2.7V supply.

Both parts feature break-before-make switching action (2ns) with $t_{ON} = 50ns$ and $t_{OFF} = 40ns$ at +3V. The digital logic inputs are 1.8V logic-compatible with a +2.7V to +3.3V supply.

The MAX4684/MAX4685 are packaged in the chip-scale package (UCSP)[™], significantly reducing the required PC board area. The chip occupies only a 2.0mm × 1.50mm area. The 4 × 3 array of solder bumps are spaced with a 0.5mm bump pitch.

Applications

Speaker Headset Switching
MP3 Players
Power Routing
Battery-Operated Equipment
Relay Replacement
Audio and Video Signal Routing
Communications Circuits
PCMCIA Cards
Cellular Phones
Modems

UCSP is a trademark of Maxim Integrated Products, Inc.
Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

Features

- ◆ 12-Bump, 0.5mm-Pitch UCSP
- ◆ NC Switch R_{ON}
0.5Ω max (+2.7V Supply) (MAX4684)
0.8Ω max (+2.7V Supply) (MAX4685)
- ◆ NO Switch R_{ON}
0.8Ω max (+2.7V Supply)
- ◆ R_{ON} Match Between Channels
0.06Ω (max)
- ◆ R_{ON} Flatness Over Signal Range
0.15Ω (max)
- ◆ +1.8V to +5.5V Single-Supply Operation
- ◆ Rail-to-Rail[®] Signal Handling
- ◆ 1.8V Logic Compatibility
- ◆ Low Crosstalk: -68dB (100kHz)
- ◆ High Off-Isolation: -64dB (100kHz)
- ◆ THD: 0.03%
- ◆ 50nA (max) Supply Current
- ◆ Low Leakage Currents
1nA (max) at $T_A = +25^\circ C$


Ordering Information

PART	TEMP RANGE	PIN/BUMP-PACKAGE	TOP MARK
MAX4684EBC	-40°C to +85°C	12 UCSP*	AAF
MAX4684ETB	-40°C to +85°C	10 Thin QFN (3 × 3)	AAG
MAX4684EUB	-40°C to +85°C	10 μMAX	—
MAX4685EBC	-40°C to +85°C	12 UCSP*	AAG
MAX4685ETB	-40°C to +85°C	10 Thin QFN (3 × 3)	AAH
MAX4685EUB	-40°C to +85°C	10 μMAX	—

Note: Requires special solder temperature profile describing the Absolute Maximum Ratings section.

*UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and environment. Refer to the UCSP Reliability Notice in the UCSP Reliability section of this data sheet for more information.

Pin Configurations/Functional Diagrams/Truth Table



0.5Ω/0.8Ω Low-Voltage, Dual SPDT Analog Switches in UCSP

ABSOLUTE MAXIMUM RATINGS

(All Voltages Referenced to GND)

V+, IN_	-0.3V to +6V
COM_, NO_, NC_ (Note 1)	-0.3V to (V+ + 0.3V)
Continuous Current NO_, NC_, COM_	±300mA
Peak Current NO_, NC_, COM_ (pulsed at 1ms, 50% duty cycle)	±400mA
Peak Current NO_, NC_, COM_ (pulsed at 1ms, 10% duty cycle)	±500mA

Continuous Power Dissipation (T_A = +70°C)

12-Bump UCSP (derate 11.4mW/°C above +70°C)	909mW
10-Pin μMAX (derate 5.6mW/°C above +70°C)	444mW
Operating Temperature Ranges	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Bump Temperature (soldering) (Note 2)	
Infared (15s)	+220°C
Vapor Phase (60s)	+215°C

Note 1: Signals on NO_, NC_, and COM_ exceeding V+ or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Note 2: This device is constructed using a unique set of packaging techniques that impose a limit on the thermal profile the device can be exposed to during board level solder attach and rework. This limit permits only the use of the solder profiles recommended in the industry-standard specification, JEDEC 020A, paragraph 7.6, Table 3 for IR/VPR and Convection reflow. Pre-heating is required. Hand or wave soldering is not allowed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—+3V SUPPLY

(V+ = +2.7V to +3.3V, V_{IH} = +1.4V, V_{IL} = +0.5V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at +3V and +25°C.) (Notes 3, 9, 10)

PARAMETER	SYMBOL	CONDITIONS	T _A	MIN	TYP	MAX	UNITS
ANALOG SWITCH							
Analog Signal Range	V _{NO_} , V _{NC_} , V _{COM_}		E	0		V+	V
NC_ On-Resistance (Note 4)	R _{ON(NC)}	V+ = 2.7V; I _{COM_} = 100mA; V _{NC_} = 0 to V+	MAX4684	+25°C	0.3	0.5	Ω
				E		0.5	
			MAX4685	+25°C	0.45	0.8	
				E		0.8	
NO_ On-Resistance (Note 4)	R _{ON(NO)}	V+ = 2.7V; I _{COM_} = 100mA; V _{NO_} = 0 to V+		+25°C	0.45	0.8	Ω
				E		0.8	
On-Resistance Match Between Channels (Notes 4, 5)	ΔR _{ON}	V+ = 2.7V; I _{COM_} = 100mA; V _{NO_} or V _{NC_} = 1.5V		+25°C		0.06	Ω
				E		0.06	
NC_ On-Resistance Flatness (Note 6)	R _{FLAT (NC)}	V+ = 2.7V; I _{COM_} = 100mA; V _{NC_} = 0 to V+	MAX4684	E		0.15	Ω
			MAX4685	E		0.35	
NO_ On-Resistance Flatness (Note 6)	R _{FLAT (NO)}	V+ = 2.7V; I _{COM_} = 100mA; V _{NO_} = 0 to V+	E			0.35	Ω
NO_ or NC_ Off-Leakage Current (Note 7)	I _{NO_(OFF)} or I _{NC_(OFF)}	V+ = 3.3V; V _{NO_} or V _{NC_} = 3V, 0.3V; V _{COM_} = 0.3V, 3V		+25°C	-1	1	nA
				E		-10	
COM_ On-Leakage Current (Note 7)	I _{COM_(ON)}	V+ = 3.3V; V _{NO_} or V _{NC_} = 3V, 0.3V, or floating; V _{COM_} = 3V, 0.3V, or floating		+25°C	-2	2	nA
				E		-20	
DYNAMIC CHARACTERISTICS							
Turn-On Time	t _{ON}	V+ = 2.7V, V _{NO_} or V _{NC_} = 1.5V; R _L = 50Ω; C _L = 35pF; Figure 2		+25°C	30	50	ns
				E		60	

0.5Ω/0.8Ω Low-Voltage, Dual SPDT Analog Switches in UCSP

MAX4684/MAX4685

ELECTRICAL CHARACTERISTICS—+3V SUPPLY (continued)

(V+ = +2.7V to +3.3V, V_{IH} = +1.4V, V_{IL} = +0.5V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at +3V and +25°C.) (Notes 3, 9, 10)

PARAMETER	SYMBOL	CONDITIONS	T _A	MIN	TYP	MAX	UNITS
Turn-Off Time	t _{OFF}	V+ = 2.7V, V _{NO_} or V _{NC_} = 1.5V; R _L = 50Ω; C _L = 35pF; Figure 2	+25°C		25	30	ns
			E			40	
Break-Before-Make Delay	t _{BBM}	V+ = 2.7V, V _{NO_} or V _{NC_} = 1.5V; R _L = 50Ω; C _L = 35pF; Figure 3	E	2	15		ns
Charge Injection	Q	COM ₋ = 0; R _S = 0; C _L = 1nF; Figure 4	+25°C		200		pC
Off-Isolation (Note 8)	V _{ISO}	C _L = 5pF; R _L = 50Ω; f = 100kHz; V _{COM_} = 1V _{RMS} ; Figure 5	+25°C		-64		dB
Crosstalk	V _{CT}	C _L = 5pF; R _L = 50Ω; f = 100kHz; V _{COM_} = 1V _{RMS} ; Figure 5	+25°C		-68		dB
Total Harmonic Distortion	THD	R _L = 600Ω, I _{N_} = 2Vp-p, f = 20Hz to 20kHz	+25°C		0.03		%
NC_ Off-Capacitance	C _{NC_(OFF)}	f = 1MHz; Figure 6	+25°C		84		pF
NO_ Off-Capacitance	C _{NO_(OFF)}	f = 1MHz; Figure 6	+25°C		37		pF
NC_ On-Capacitance	C _{NC_(ON)}	f = 1MHz; Figure 6	+25°C		190		pF
NO_ On-Capacitance	C _{NO_(ON)}	f = 1MHz; Figure 6	+25°C		150		pF
DIGITAL I/O							
Input Logic High	V _{IH}		E	1.4			V
Input Logic Low	V _{IL}		E			0.5	V
I _{N_} Input Leakage Current	I _{IN_}	V _{IN_} = 0 or V+	E	-1		1	μA
POWER SUPPLY							
Power-Supply Range	V+		E	1.8		5.5	V
Supply Current (Note 4)	I+	V+ = 5.5V; V _{IN_} = 0 or V+	+25°C	-50	0.04	50	nA
			E	-200		200	

Note 3: The algebraic convention used in this data sheet is where the most negative value is a minimum and the most positive value a maximum.

Note 4: Guaranteed by design.

Note 5: ΔR_{ON} = R_{ON(MAX)} - R_{ON(MIN)}, between NC1 and NC2 or between NO1 and NO2.

Note 6: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.

Note 7: Leakage parameters are 100% tested at T_A = +85°C, and guaranteed by correlation over rated temperature range.

Note 8: Off-isolation = 20log₁₀ (V_{COM} / V_{NO}), V_{COM} = output, V_{NO} = input to off switch.










Note 9: UCSP and QFN parts are 100% tested at +25°C only and guaranteed by design and correlation at the full hot-rated temperature.

Note 10: -40°C specifications are guaranteed by design.

0.5Ω/0.8Ω Low-Voltage, Dual SPDT Analog Switches in UCSP

Typical Operating Characteristics

(T_A = +25°C, unless otherwise noted.)












0.5Ω/0.8Ω Low-Voltage, Dual SPDT Analog Switches in UCSP

Typical Operating Characteristics (continued)

($T_A = +25^\circ\text{C}$, unless otherwise noted.)

MAX4684/MAX4685



0.5Ω/0.8Ω Low-Voltage, Dual SPDT Analog Switches in UCSP

Pin Description

NAME	PIN		FUNCTION
	UCSP	μMAX	
NC_	A1, C1	5, 7	Analog Switch—Normally Closed Terminal
IN_	A2, C2	4, 8	Digital Control Input
COM_	A3, C3	3, 9	Analog Switch—Common Terminal
NO_	A4, C4	2, 10	Analog Switch—Normally Open Terminal
V+	B4	1	Positive Supply Voltage Input
GND	B1	6	Ground

Detailed Description

The MAX4684/MAX4685 are low on-resistance, low-voltage, dual SPDT analog switches that operate from a +1.8V to +5.5V supply. The devices are fully specified for nominal 3V applications. The MAX4684/MAX4685 have break-before-make switching and fast switching speeds ($t_{ON} = 50\text{ns}$ max, $t_{OFF} = 40\text{ns}$ max).

The MAX4684 offers asymmetrical normally closed (NC) and normally open (NO) R_{ON} for applications that require asymmetrical loads (examples include speaker headsets and internal speakers). The part features a 0.5Ω max R_{ON} for its NC switch and a 0.8Ω max R_{ON} for its NO switch at the 2.7V supply. The MAX4685 features a 0.8Ω max on-resistance for both NO and NC switches at the +2.7V supply.

Applications Information

Digital Control Inputs

The MAX4684/MAX4685 logic inputs accept up to +5.5V regardless of supply voltage. For example, with a +3.3V supply, IN_ may be driven low to GND and high to 5.5V. Driving IN_ rail-to-rail minimizes power consumption. Logic levels for a +1.8V supply are 0.5V (low) and 1.4V (high).

Analog Signal Levels

Analog signals that range over the entire supply voltage (V_+ to GND) are passed with very little change in on-resistance (see *Typical Operating Characteristics*). The switches are bidirectional, so the NO_, NC_, and COM_ pins can be either inputs or outputs.

Power-Supply Sequencing and Overvoltage Protection

Caution: Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to devices.

Proper power-supply sequencing is recommended for all CMOS devices. Always apply V_+ before applying analog signals, especially if the analog signal is not current limited. If this sequencing is not possible, and if the analog inputs are not current limited to $<20\text{mA}$, add a small signal diode (D1) as shown in Figure 1. Adding a protection diode reduces the analog range to a diode drop (about 0.7V) below V_+ (for D1). R_{ON} increases slightly at low supply voltages. Maximum supply voltage (V_+) must not exceed +6V. Protection diode D1 also protects against some overvoltage situations. No damage will result on Figure 1's circuit if the supply voltage is below the absolute maximum rating applied to an analog signal pin.




Figure 1. Overvoltage Protection Using Two External Blocking Diodes

0.5Ω/0.8Ω Low-Voltage, Dual SPDT Analog Switches in UCSP

MAX4684/MAX4685

UCSP Package Consideration

For general UCSP package information and PC layout considerations, please refer to the Maxim Application Note (Wafer-Level Ultra-Chip-Board-Scale Package).

UCSP Reliability

The chip-scale package (UCSP) represents a unique packaging form factor that may not perform equally to a packaged product through traditional mechanical reliability tests. UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and usage environment. The user should closely review these areas when considering use of a UCSP package. Performance through Operating Life Test and Moisture Resistance remains uncompromised as it is primarily determined by the wafer-fabrication process.

Mechanical stress performance is a greater consideration for a UCSP package. UCSPs are attached through direct solder contact to the user's PC board, foregoing the inherent stress relief of a packaged product lead frame. Solder joint contact integrity must be considered. Information on Maxim's qualification plan, test data, and recommendations are detailed in the UCSP application note, which can be found on Maxim's website at www.maxim-ic.com.

Chip Information

TRANSISTOR COUNT: 198

Test Circuits/Timing Diagrams




Figure 2. Switching Time




Figure 3. Break-Before-Make Interval

0.5Ω/0.8Ω Low-Voltage, Dual SPDT Analog Switches in UCSP

Test Circuits/Timing Diagrams (continued)




Figure 4. Charge Injection




Figure 5. On-Loss, Off-Isolation, and Crosstalk





Figure 6. Channel Off/On-Capacitance

Pin Configurations (continued)



0.5Ω/0.8Ω Low-Voltage, Dual SPDT Analog Switches in UCSP

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

MAX4684/MAX4685

TOP VIEW

BOTTOM VIEW

COMMON DIMENSIONS		VARIABLE DIMENSIONS		DEPOPULATED SOLDER BALLS	
		D	E		
A	0.60±0.05				
A1	0.27±0.03	B12-1	1.54±0.05	2.02±0.05	NONE
A2	0.33 REF.	B12-2	1.54±0.05	2.02±0.05	B3
b	∅0.37 BASIC	B12-3	1.54±0.05	2.12±0.05	NONE
D1	1.00 BASIC	B12-4	1.54±0.05	2.02±0.05	B2, B3
E1	1.50 BASIC	B12-5	1.64±0.05	2.12±0.05	B2
e	0.50 BASIC	B12-6	1.64±0.05	2.12±0.05	B3
SD	0.00 BASIC	B12-7	1.54±0.05	2.02±0.05	B1, B3
SE	0.25 BASIC	B12-8	1.54±0.05	2.02±0.05	B2
		B12-9	1.54±0.05	2.12±0.05	B2, B3

NOTES:
 1. ALL DIMENSIONS ARE IN MILLIMETERS.
 2. PRODUCT MARKING: NUMBER OF CHARACTERS AND LINES VARY PER PRODUCT.

SIDE VIEW

12L, UCSP 4x3, EPS

PROPRIETARY INFORMATION


TITLE: PACKAGE OUTLINE, 4x3 UCSP

APPROVAL	DOCUMENT CONTROL NO. 21-0104	REV. E 1/1
----------	---------------------------------	------------

0.5Ω/0.8Ω Low-Voltage, Dual SPDT Analog Switches in UCSP

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



10LUMAX.EPS


DALLAS SEMICONDUCTOR **MAXIM**
 PROPRIETARY INFORMATION
 TITLE: PACKAGE OUTLINE, 10L uMAX/uSOP
 APPROVAL: _____ DOCUMENT CONTROL NO. 21-0061 REV. I 1/1

0.5Ω/0.8Ω Low-Voltage, Dual SPDT Analog Switches in UCSP

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

MAX4684/MAX4685



6, 8, & 10L, QFN THIN:EPS

0.5Ω/0.8Ω Low-Voltage, Dual SPDT Analog Switches in UCSP

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

COMMON DIMENSIONS		
SYMBOL	MIN.	MAX.
A	0.70	0.80
D	2.90	3.10
E	2.90	3.10
A1	0.00	0.05
L	0.20	0.40
k	0.25 MIN.	
A2	0.20 REF.	

PACKAGE VARIATIONS							
PKG. CODE	N	D2	E2	e	JEDEC SPEC	b	[(N/2)-1] x e
T633-1	6	1.50±0.10	2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF
T833-1	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF
T1033-1	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF

NOTES:

1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES.
2. COPLANARITY SHALL NOT EXCEED 0.08 mm.
3. WARPAGE SHALL NOT EXCEED 0.10 mm.
4. PACKAGE LENGTH/PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTIC(S).
5. DRAWING CONFORMS TO JEDEC MO229, EXCEPT DIMENSIONS "D2" AND "E2".
6. "N" IS THE TOTAL NUMBER OF LEADS.

	
<small>PROPRIETARY INFORMATION</small>	
<small>TITLE:</small> PACKAGE OUTLINE, 6, 8 & 10L, TDFN, EXPOSED PAD, 3x3x0.80 mm	
<small>APPROVAL</small>	<small>DOCUMENT CONTROL NO.</small> 21-0137
<small>REV.</small> D	<small>REV.</small> 2/2

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 _____ **Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600**

SITE
SEARCHPART NO.
SEARCH

WHAT'S NEW

PRODUCTS

SOLUTIONS

DESIGN

APPNOTES

SUPPORT

BUY

COMPANY

MEMBERS

Maxim > Products > Analog Switches and Multiplexers

MAX4684, MAX4685

0.5Ω/0.8Ω Low-Voltage, Dual SPDT Analog Switches in UCSP

QuickView

Technical Documents

Ordering Info

More Information

All

Ordering Information

Notes:

- Other options and links for purchasing parts are listed at: <http://www.maxim-ic.com/sales>.
- [Didn't Find What You Need?](#) Ask our applications engineers. Expert assistance in finding parts, usually within one business day.
- Part number suffixes: T or T&R = tape and reel; + = RoHS/lead-free; # = RoHS/lead-exempt. More: See [Full Data Sheet](#) or [Part Naming Conventions](#).
- * Some packages have variations, listed on the drawing. "PkgCode/Variation" tells which variation the product uses.

Devices: 1-20 of 20

MAX4684	Free Sample	Buy	Package: TYPE PINS FOOTPRINT DRAWING CODE/VAR *	Temp	RoHS/Lead-Free? Materials Analysis
MAX4684ETB			THIN QFN (Dual);10 pin;10 mm Dwg: 21-0137I (PDF) Use pkgcode/variation: T1033-1*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX4684ETB+			THIN QFN (Dual);10 pin;10 mm Dwg: 21-0137I (PDF) Use pkgcode/variation: T1033+1*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX4684ETB+T			THIN QFN (Dual);10 pin;10 mm Dwg: 21-0137I (PDF) Use pkgcode/variation: T1033+1*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX4684ETB-T			THIN QFN (Dual);10 pin;10 mm Dwg: 21-0137I (PDF) Use pkgcode/variation: T1033-1*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX4684EBC+T			UCSP;10 pin;3 mm Dwg: 21-0104F (PDF) Use pkgcode/variation: B12+4*	0C to +70C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX4684EBC+			UCSP;10 pin;3 mm Dwg: 21-0104F (PDF) Use pkgcode/variation: B12+4*	0C to +70C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX4684EBC			UCSP;10 pin;3 mm Dwg: 21-0104F (PDF) Use pkgcode/variation: B12-4*	0C to +70C	RoHS/Lead-Free: No Materials Analysis
MAX4684EBC-T			UCSP;10 pin;3 mm Dwg: 21-0104F (PDF) Use pkgcode/variation: B12-4*	0C to +70C	RoHS/Lead-Free: No Materials Analysis
MAX4684EUB+			uMAX;10 pin;15 mm Dwg: 21-0061J (PDF) Use pkgcode/variation: U10+2*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX4684EUB			uMAX;10 pin;15 mm Dwg: 21-0061J (PDF) Use pkgcode/variation: U10-2*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX4684EUB+T			uMAX;10 pin;15 mm Dwg: 21-0061J (PDF) Use pkgcode/variation: U10+2*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX4684EUB-T			uMAX;10 pin;15 mm Dwg: 21-0061J (PDF) Use pkgcode/variation: U10-2*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX4685	Free Sample	Buy	Package: TYPE PINS FOOTPRINT DRAWING CODE/VAR *	Temp	RoHS/Lead-Free? Materials Analysis

MAX4685EBC+T			UCSP;10 pin;3 mm Dwg: 21-0104F (PDF) Use pkgcode/variation: B12+4*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX4685EBC+			UCSP;10 pin;3 mm Dwg: 21-0104F (PDF) Use pkgcode/variation: B12+4*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX4685EBC			UCSP;10 pin;3 mm Dwg: 21-0104F (PDF) Use pkgcode/variation: B12-4*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX4685EBC-T			UCSP;10 pin;3 mm Dwg: 21-0104F (PDF) Use pkgcode/variation: B12-4*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX4685EUB			uMAX;10 pin;15 mm Dwg: 21-0061J (PDF) Use pkgcode/variation: U10-2*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX4685EUB-T			uMAX;10 pin;15 mm Dwg: 21-0061J (PDF) Use pkgcode/variation: U10-2*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX4685EUB+T			uMAX;10 pin;15 mm Dwg: 21-0061J (PDF) Use pkgcode/variation: U10+2*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX4685EUB+			uMAX;10 pin;15 mm Dwg: 21-0061J (PDF) Use pkgcode/variation: U10+2*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis

Didn't Find What You Need?

- [Next Day Product Selection Assistance from Applications Engineers](#)
- [Parametric Search](#)
- [Applications Help](#)

QuickView

[Description](#)
[Key Features](#)
[Applications/Uses](#)
[Key Specifications](#)
[Diagram](#)

Technical Documents

[Data Sheet](#)
[Application Notes](#)
[Design Guides](#)
[Engineering Journals](#)
[Reliability Reports](#)
[Software/Models](#)
[Evaluation Kits](#)

Ordering Info

[Price and Availability](#)
[Samples](#)
[Buy Online](#)
[Package Information](#)
[Lead-Free Information](#)

More Information

[Related Products](#)
[Notes and Comments](#)
[Evaluation Kits](#)

Document Ref.: 19-1977; Rev 3; 2003-03-07
This page last modified: 2007-06-14

[CONTACT US: SEND US AN EMAIL](#)