Power MOSFET

60 V, 5.7 m Ω , 98 A, Single N-Channel

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- High Current Capability
- Avalanche Energy Specified
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	60	V
Gate-to-Source Voltage			V_{GS}	±20	V
Continuous Drain Cur-		T _C = 25°C	I _D	98	Α
rent R _{θJC} (Note 1)	Steady	$T_C = 100^{\circ}C$		69	
Power Dissipation R _{θJC}	State	T _C = 25°C	P _D	115	W
(Note 1)		$T_C = 100^{\circ}C$		58	
Continuous Drain Cur-		T _A = 25°C	I _D	18	Α
rent R _{θJA} (Notes 1 & 2)	Steady	T _A = 100°C		13	
Power Dissipation R _{θJA}	State	T _A = 25°C	P_{D}	4.1	W
(Notes 1 & 2)		T _A = 100°C		2.0	
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \mu s$		I _{DM}	367	Α
Current Limited by Package (Note 3)	T _A = 25°C		I _{Dmaxpkg}	60	Α
Operating Junction and Storage Temperature			T _J , T _{stg}	-55 to 175	°C
Source Current (Body Diode)			IS	96	Α
Single Pulse Drain-to-Source Avalanche Energy (T _J = 25°C, V _{DD} = 50 V, V _{GS} = 10 V, $I_{L(pk)}$ = 37 A, L = 0.3 mH, I_{RG} = 25 $I_{L(pk)}$			E _{AS}	205	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Drain)	$R_{\theta JC}$	1.3	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	37	


- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- 3. Continuous DC current rating. Maximum current for pulses as long as 1 second are higher but are dependent on pulse duration and duty cycle.



ON Semiconductor®

www.onsemi.com


V _{(BR)DSS}	R _{DS(on)}	I _D
60 V	5.7 m Ω @ 10 V	98 A





DPAK CASE 369C (Surface Mount) STYLE 2

MARKING DIAGRAMS & PIN ASSIGNMENT



A = Assembly Location*

Y = Year WW = Work Week V5862N = Device Code G = Pb-Free Package

* The Assembly Location Code (A) is front side optional. In cases where the Assembly Location is stamped in the package bottom (molding ejecter pin), the front side assembly code may be blank.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Parameter	Symbol	Test Cond	ition	Min	Тур	Max	Unit
OFF CHARACTERISTICS					•		•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				47		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			1.0	μΑ
		$V_{DS} = 60 \text{ V}$	T _J = 125°C			100	1
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS}$; = ±20 V			±100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D$	= 250 μΑ	2.0		4.0	V
Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-9.7		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _E	₎ = 48 A		4.4	5.7	mΩ
Forward Transconductance	gFS	V _{DS} = 15 V, I _D	₎ = 10 A		18		S
CHARGES, CAPACITANCES AND GA	TE RESISTANCI	S					
Input Capacitance	C _{iss}	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = 25 \text{ V}$			5050	6000	pF
Output Capacitance	C _{oss}				500	600	1
Reverse Transfer Capacitance	C _{rss}				300	420	1
Total Gate Charge	Q _{G(TOT)}				82		nC
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = 10 \text{ V}, V_{DS} = 48 \text{ V},$ $I_{D} = 48 \text{ A}$			5.2		1
Gate-to-Source Charge	Q_{GS}				24		1
Gate-to-Drain Charge	Q_{GD}				27		1
Gate Resistance	R_{G}				0.6		Ω
SWITCHING CHARACTERISTICS (Not	e 5)						
Turn-On Delay Time	t _{d(on)}				18		ns
Rise Time	t _r	V _{GS} = 10 V, V _D	_D = 48 V,		70		1
Turn-Off Delay Time	t _{d(off)}	V_{GS} = 10 V, V_{D} I_{D} = 48 A, R_{G}	= 2.5 Ω		35		1
Fall Time	t _f				60		1
DRAIN-SOURCE DIODE CHARACTEF	RISTICS				•	•	•
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V.	T _J = 25°C		0.9	1.2	V
		$V_{GS} = 0 \text{ V},$ $I_{S} = 48 \text{ A}$	T _J = 100°C		0.75		1
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, dls/dt = 100 A/μs, l _S = 48 A			38		ns
Charge Time	ta				20		1
Discharge Time	tb				18		1
Reverse Recovery Charge	Q _{RR}				40		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.


ORDERING INFORMATION

Order Number	Package	Shipping [†]
NVD5862NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NVD5862NT4G-VF01	DPAK (Pb-Free)	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{5.} Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



vs. Voltage

Temperature

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased
Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature

TYPICAL CHARACTERISTICS





Figure 13. Thermal Response





DATE 31 MAY 2023







- DIMENSIONING AND TOLERANCING ASME Y14.5M, 1994. CONTROLLING DIMENSION: INCHES
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS 63,
- L3. AND Z. L3, AND Z.

 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,
 PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR
 GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
 DIMENSIONS D AND E ARE DETERMINED AT THE
 OUTERMOST EXTREMES OF THE PLASTIC BODY.
 DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
 DETININAL MOLD ESCALUPE.

- OPTIONAL MOLD FEATURE.

DIM	INCHES		MILLIMETERS		
MIM	MIN.	MAX.	MIN.	MAX.	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.028	0.045	0.72	1.14	
b3	0.180	0.215	4.57	5.46	
C	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
E	0.250	0.265	6.35	6.73	
e	0.090	BSC	2.29 BSC		
Н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.114	REF	2.90	REF	
L2	0.020 BSC		0.51	BSC	
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Z	0.155		3.93		






BOTTOM VIEW


BOTTOM VIEW ALTERNATE CONSTRUCTIONS

5.80 [0.228] 6.20 [0.244] 2.58 3.00 [0.102] [0.118] 1.60 [0.063] 6.17 [0.243]



DETAIL A ROTATED 90° CW

GENERIC MARKING DIAGRAM*



XXXXXX	= Device Code
Α	= Assembly Location
L	= Wafer Lot
Υ	= Year
WW	= Work Week
G	= Pb-Free Package

*This information is generic. Please refer to

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DUWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

3 FMITTER

4. COLLECTOR

s

3 GATE

RECOMMENDED MOUNTING FOOTPRINT*

STYLE 1: STYLE 2: PIN 1. BASE PIN 1. GATE 2. COLLECTOR 2. DRAIL 3. EMITTER 3. SOUF 4. COLLECTOR 4. DRAIL	N 2. CATHODE RCE 3. ANODE	3. GATE	STYLE 5: PIN 1. GATE 2. ANODE 3. CATHODE 4. ANODE
--	------------------------------	---------	---

STYLE 7: PIN 1. GATE 2. COLLECTOR STYLE 6: STYLE 8: STYLE 9: STYLE 10: PIN 1. MT1 2. MT2 PIN 1. N/C 2. CATHODE 3. ANODE PIN 1. ANODE 2. CATHODE

4. CATHODE

device data sheet for actual part marking. PIN 1. CATHODE 2. ANODE 3. CATHODE Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may 3 RESISTOR ADJUST not follow the Generic Marking. 4. ANODE

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1	

4. CATHODE

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales