

LOW-VOLTAGE QUAD 2:1MUX/DEMUX BUS SWITCH


FEATURES:

- Functionally equivalent to QS3257
- 5 $\!\Omega$ bi-directional switch connection between two ports
- · Isolation under power-off conditions
- Over-voltage tolerant
- Latch-up performance exceeds 100mA
- Vcc = 2.3V 3.6V, Normal Range
- ESD > 2000V per MIL-STD-883, Method 3015;
 > 200V using machine model (C = 200pF, R = 0)
- Available in QSOP and TSSOP packages

APPLICATIONS:

· 3.3V High Speed Bus Switching, Multiplexing, and Bus Isolation

FUNCTIONAL BLOCK DIAGRAM




DESCRIPTION:

The CBTLV3257 is a quad 2:1 multiplexer/demultiplexer. The low onstate resistance of the switch allows connections to be made with minimal propagation delay.

The select (S) input controls the data flow. The multiplexers/demultiplexers are enabled when the output-enable (\overline{OE}) input is low.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to Vcc through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


SIMPLIFIED SCHEMATIC, EACH SWITCH



INDUSTRIAL TEMPERATURE RANGE

74CBTLV3257 LOW-VOLTAGE QUAD 2:1 MUX/DEMUX BUS SWITCH

PINCONFIGURATION



TOP VIEW

Package Type	Package Code	Order Code
TSSOP	PGG16	PGG
QSOP	PCG16	QG

INDUSTRIAL TEMPERATURE RANGE

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
Vcc	SupplyVoltage Range	-0.5 to +4.6	V
VI	Input Voltage Range	-0.5 to +4.6	V
	Continuous Channel Current	128	mA
Ік	Input Clamp Current, VI/O < 0	50	mA
Tstg	Storage Temperature	-65 to +150	°C

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

FUNCTION TABLE⁽¹⁾

Inputs		
ŌĒ	S	Function
L	L	A Port = B1 Port
L	н	A Port = B2 Port
Н	Х	Disconnect
NOTE		

NOTE:

1. H = HIGH Voltage Level L = LOW Voltage Level

X = Don't Care

OPERATING CHARACTERISTICS, $TA = 25 \degree C^{(1)}$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vcc	Supply Voltage		2.3	3.6	V
VIH	High-Level Control Input Voltage	Vcc = 2.3V to 2.7V	1.7	—	V
		Vcc = 2.7V to 3.6V	2	_	
VIL	Low-Level Control Input Voltage	Vcc = 2.3V to 2.7V	—	0.7	V
		Vcc = 2.7V to 3.6V	—	0.8	
Та	Operating Free-Air Temperature		-40	85	°C

NOTE:

1. All unused control inputs of the device must be held at Vcc or GND to ensure proper device operation.



DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Conditions: $TA = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Те	st Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
Vik	Control Inputs, Data Inputs	Vcc = 3V, II = -18mA		_	_	-1.2	V
11	Control Inputs	VCC = 3.6V, VI = VCC or	GND		_	±1	μA
loz	Data I/O	VCC = 3.6V, VO = 0 or 3.	6V, switch disabled		_	20	μA
IOFF		VCC = 0, VI or $VO = 0$ to C	3.6V	_	-	50	μA
lcc		VCC = 3.6V, IO = 0, VI =	Vcc = 3.6V, Io = 0, VI = Vcc or GND		-	10	μA
$\Delta lcc^{(2)}$	Control Inputs	Vcc = 3.6V, one input at 3	Vcc = 3.6V, one input at 3V, other inputs at Vcc or GND		_	300	μA
Сі	Control Inputs	VI = 3V or 0	VI = 3V or 0		4	_	pF
CIO(OFF)	A Port	$VO = 3V \text{ or } 0, \overline{OE} = VCC$	$Vo = 3V \text{ or } 0, \overline{OE} = Vcc = 3.3V$		13	_	pF
	B Port				6	—	
	Vcc = 2.3V	VI = 0	lo = 64mA	—	5	8	
	Typ. at Vcc = 2.5V		lo = 24mA		5	8	
Ron ⁽³⁾		VI = 1.7V	IO = 15mA	_	27	40	Ω
		VI = 0	IO = 64mA	_	5	7]
	Vcc = 3V		IO = 24mA	_	5	7]
		VI = 2.4V	VI = 2.4V IO = 15mA		10	15	1

NOTES:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

2. The increase in supply current is attributable to each current that is at the specified voltage level rather than Vcc or GND.

3. This is measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

SWITCHINGCHARACTERISTICS

		$Vcc = 2.5V \pm 0.2V$		Vcc = 3		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tPD ⁽¹⁾	Propagation Delay	-	0.15	-	0.25	ns
	A to B or B to A					
t SEL	Select Time	1	6.1	1	5.3	ns
	S to A or B					
ten	EnableTime	1	6.1	1	5.3	ns
	S to B					
tois	DisableTime	1	4.8	1	4.5	ns
	S to B					
ten	Output Enable Time	1	5.6	1	5	ns
	OE to A or B					
tois	Output Disable Time	1	5.5	1	5.5	ns
	OE to A or B					

NOTE:

1. The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance driven by an ideal voltage source (zero output impedance).


RENESAS

74CBTLV3257 LOW-VOLTAGE QUAD 2:1 MUX/DEMUX BUS SWITCH

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	Vcc ⁽¹⁾ =3.3V±0.3V	Vcc ⁽²⁾ =2.5V±0.2V	Unit
VLOAD	6	2 x Vcc	V
Vін	3	Vcc	V
Vт	1.5	Vcc / 2	V
Vlz	300	150	mV
Vнz	300	150	mV
CL	50	30	pF



Test Circuits for All Outputs

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2.5ns; tR \leq 2.5ns.

2. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2ns; tR \leq 2.5ns.


SWITCH POSITION

Test	Switch
tPLZ/tPZL	Vload
tpнz/tpzн	GND
tsel	Open
tpD	Open

INDUSTRIAL TEMPERATURE RANGE








Enable and Disable Times

RENESAS

74CBTLV3257 LOW-VOLTAGE QUAD 2:1 MUX/DEMUX BUS SWITCH

INDUSTRIAL TEMPERATURE RANGE

ORDERINGINFORMATION



Orderable Part Information

	Speed (ns)			Pkg. Type	Temp. Grade
74CBTLV3257PGG		PGG16	TSSOP	I	
74CBTLV3257PGG8		PGG16	TSSOP	I	
74CBTLV3257QG		PCG16	QSOP	I	
		74CBTLV3257QG8	PCG16	QSOP	I

Datasheet Document History

12/18/2014Pg. 5Updated the ordering information by removing non RoHS part and by adding Tape and Reel information.05/10/2019Pg. 2,5Added table under pin configuration diagram with detailed package information and orderable part information

Pg. 2,5 Added table under pin configuration diagram with detailed package information and orderable part information table. Updated the ordering information diagram in clearer detail.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>