

3-Channel, 12-Bit, PWM LED Driver with Buck DC/DC Converter and Differential Signal Interface

Check for Samples: [TLC5970](https://commerce.ti.com/stores/servlet/SCSAMPLogon?storeId=10001&langId=-1&catalogId=10001&reLogonURL=SCSAMPLogon&URL=SCSAMPSBDResultDisplay&GPN1=tlc5970)

-
- **Wall Current Capability: 150 mA per channel**
- **12-bit (4096 steps) DESCRIPTION**
- **Dot Correction (DC): 7-bit (128 steps)**
-
-
-
-
- -
	-
-
-
-
-
-
-
- **• Package: QFN-28**

¹FEATURES APPLICATIONS

- **² 3-Channel, Constant-Current Sink Output Full-Color Static LED Displays for Building**
- **Long Distance and Large Area Illumination Grayscale (GS) Control with PWM:**

Figure 11 The TLC5970 is a three-channel, constant-current
 • Global Brightness Control (BC):
 • EEPROM for Dot Correction Storage and a *differential signal interface*. Each channel has

individually adjustable curren **individually adjustable currents with 4096 PWM Input Voltage: Up to 36 V** grayscale (GS) steps and 128 constant-current sink
LED Sunnly Valtage: Up to 17 V with Auto LED steps for dot correction (DC). The dot correction • LED Supply Voltage: Up to 17 V with Auto LED
Anode Voltage Control adjusts the brightness variations between LEDs. The
DC data can be stored in the internal EEPROM. Also,
Constant-Current Accuracy:
Constant-Current Accur **• Constant-Current Accuracy:** current through all three channels can be controlled **– Channel-to-Channel = ±0.5% (typ)** by global brightness control (BC) data with 128 steps. GS control, DC, and BC are accessible via a **– Device-to-Device = ±3% (typ)** differential signal interface. The maximum current value for each channel is set by a single external **• Differential Signal Interface for Long Distance** resistor. The TLC5970 contains a dc/dc buck **Cascading**
 Unlimited Device Cascading
 • Example 19 Finders System level currents, and allows
 • Auto Display Repeat/Auto Data Refresh

• voltage to keep the LED cathode voltage to 1 V. The voltage to keep the LED cathode voltage to 1 V. The **• Internal/External Selectable GS Clock** TLC5970 proivdes overtemperature protection by **Thermal Shutdown (TSD) • Thermal Shutdown (TSD) • • is too high (exceeds +138°C). is too high the state of the state of**

Typical Application Circuit Example

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

 $\mathcal{L}_{\mathcal{L}}$

SBVS140A –MARCH 2010–REVISED MAY 2010 **www.ti.com**

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at [ti.com](http://www.ti.com).

ABSOLUTE MAXIMUM RATINGS(1)(2)

Over operating free-air temperature range, unless otherwise noted.

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

THERMAL INFORMATION

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

DISSIPATION RATINGS

(1) The package thermal impedance is calculated in accordance with JESD51-5.

RECOMMENDED OPERATING CONDITIONS

At $T_A = -40^{\circ}$ C to +85°C, unless otherwise noted.

(1) Differential input voltage is measured at the noninverting terminal with respect to the inverting terminal.

ELECTRICAL CHARACTERISTICS

At V_{CC} = 10 V to 36 V and T_A = -40°C to +85°C. Typical values at V_{CC} = 24 V, FB = 17 V, and T_A = +25°C, unless otherwise noted.

ELECTRICAL CHARACTERISTICS (continued)

At V_{CC} = 10 V to 36 V and T_A = –40°C to +85°C. Typical values at V_{CC} = 24 V, FB = 17 V, and T_A = +25°C, unless otherwise noted.

(1) The deviation of each output from the average of OUT0–OUT2 constant-current. Deviation is calculated by the formula:

$$
\Delta (\%) = \frac{I_{\text{OUT}}}{\frac{(I_{\text{OUT}} + I_{\text{OUT1}} + I_{\text{OUT2}})}{3}} - 1 \times 100
$$

(2) The deviation of the OUT0–OUT2 constant-current average from the ideal constant-current value. Deviation is calculated by the following formula:

D (%) = Ideal Output Current - (Ideal Output Current) (I + I + I) OUT0 OUT1 OUT2 3 ´ 100

Ideal current is calculated by the formula:

$$
I_{\text{OUT(IDEAL)}} = 125 \times \left(\frac{1.20}{R_{\text{IREF}}}\right)
$$

(3) Line regulation is calculated by this equation:

$$
\Delta (\% / V) = \left(\frac{\left(I_{\text{OUTn}} \text{ at VREG} = 5.5 \text{ V} \right) - \left(I_{\text{OUTn}} \text{ at VREG} = 3 \text{ V} \right)}{\left(I_{\text{OUTn}} \text{ at VREG} = 3.0 \text{ V} \right)} \right) \times \frac{100}{5.5 \text{ V} - 3 \text{ V}}
$$

(4) Load regulation is calculated by the equation:

$$
\Delta (\%N) = \left(\frac{ (I_{\text{OUTn}} \text{ at } V_{\text{OUTn}} = 3 \text{ V}) - (I_{\text{OUTn}} \text{ at } V_{\text{OUTn}} = 1 \text{ V})}{(I_{\text{OUTn}} \text{ at } V_{\text{OUTn}} = 1 \text{ V})} \right) \times \frac{100}{3 \text{ V} - 1 \text{ V}}
$$

ELECTRICAL CHARACTERISTICS (continued)

At V_{CC} = 10 V to 36 V and T_A = –40°C to +85°C. Typical values at V_{CC} = 24 V, FB = 17 V, and T_A = +25°C, unless otherwise noted.

(5) ΔV_{OD} and ΔV_{OC} are the changes in the steady-state magnitude of V_{OD} and V_{OC} , respectively, that occur when the output data change from a high level to a low level.

ELECTRICAL CHARACTERISTICS (continued)

At V_{CC} = 10 V to 36 V and T_A = –40°C to +85°C. Typical values at V_{CC} = 24 V, FB = 17 V, and T_A = +25°C, unless otherwise noted.

(6) Not tested, specified by design.

SWITCHING CHARACTERISTICS

At V_{CC} = 10 V to 36 V, T_A = –40°C to +85°C, R_{IREF} = 1 kΩ, and V_{LED} = 5.0 V. Typical values at V_{CC} = 24 V and T_A = +25°C, unless otherwise noted.

(1) The propagation delays are calculated by $t_{D2} = t_{D0} - t_{D1}$, $t_{D2A} = t_{D0A} - t_{D1A}$.

TEXAS INSTRUMENTS

SBVS140A –MARCH 2010–REVISED MAY 2010 **www.ti.com**

FUNCTIONAL BLOCK DIAGRAM

Texas

INSTRUMENTS

PIN CONFIGURATIONS

(1) NC = not connected

Texas
Instruments

TERMINAL FUNCTIONS

www.ti.com SBVS140A –MARCH 2010–REVISED MAY 2010

PARAMETRIC MEASUREMENT INFORMATION

PIN EQUIVALENT INPUT/OUTPUT SCHEMATICS

Figure 1. SDTA/SCKA

Figure 2. SDTB/SCKB

Figure 3. SDTY/SCKY, SDTZ/SCKZ

Figure 4. OUT0 Through OUT2

TEST CIRCUITS

Figure 6. Driver V_{OD} and V_{OC} Test Circuit for SDTY/Z and SCKY/Z

(1) CL_{DIFF} includes probe and jig capacitance.

www.ti.com SBVS140A –MARCH 2010–REVISED MAY 2010

Figure 8. Rise/Fall Time Test Circuit for OUTn

Figure 9. Constant-Current Test Circuit for OUTn

TIMING DIAGRAMS

 ${\sf T}_{\rm SU},$ ${\sf T}_{\sf H},$ ${\sf t}_{\sf D0},$ ${\sf t}_{\sf D0{\sf A}},$ ${\sf t}_{\sf D1},$ ${\sf t}_{\sf D1{\sf A}},$ ${\sf t}_{\sf W},$ ${\sf t}_{\sf R0},$ ${\sf t}_{\sf F0}$

Figure 10. Input/Output Timing 1 (DSI Mode = 1 or 2)

www.ti.com SBVS140A –MARCH 2010–REVISED MAY 2010

 T_{SU} , T_{H} , t_{D0B} , t_{D1B} , t_{R0} , t_{F0}

(1) $t_{W_ERR} = t_{W_SCKYZ} - t_{W_SCKAB}$.

[TLC5970](http://focus.ti.com/docs/prod/folders/print/tlc5970.html)

SBVS140A –MARCH 2010–REVISED MAY 2010 **www.ti.com**

100

www.ti.com SBVS140A –MARCH 2010–REVISED MAY 2010

TYPICAL CHARACTERISTICS

At T_A = +25°C and VCC = 24 V, unless otherwise noted.

6000

OUTPUT CURRENT VS OUTPUT VOLTAGE AND RESIDENT SOUTPUT CORRECTION LINEARITY

GLOBAL BRIGHTNESS LINEARITY CONSTANT-CURRENT OUTPUT VOLTAGE WAVEFORM

APPLICATION INFORMATION

MAXIMUM CONSTANT SINK CURRENT VALUE

The TLC5970 maximum constant sink current value for each channel, I_{OLCMax} , is determined by an external resistor, R_{IREF}, placed between IREFn and GND. IREFn determines the maximum current of OUTn, where n represents outputs 0, 1, or 2. The R_{IREF} resistor value is calculated with [Equation 1](#page-19-0):

$$
R_{IREF} (k\Omega) = \frac{V_{IREF} (V)}{I_{OLOMax} (mA)} \times 125
$$

Where:

 V_{IRFF} = the internal reference voltage on the IREF pin (1.20 V, typically). (1)

 I_{OLCMax} is the largest current for each output. Each output sinks the I_{OLCMax} current when it is turned on, the dot correction is set to the maximum value of 7Fh (127d), and global brightness control data are 7Fh (127d). Each output sink current can be reduced by lowering the output dot correction and brightness control values.

R_{IREF} must be between 1 kΩ (typical) and 15 kΩ (typical) to keep I_{OLCMax} between 10 mA and 150 mA. The output may be unstable when I_{OLCMax} is set lower than 10 mA. Output currents lower than 10 mA can be achieved by setting I_{OLCMax} to 10 mA or higher and then using dot correction and global brightness control. The constant sink current versus external resistor, R_{IREF}, characteristics are shown in [Figure 13](#page-18-0) and [Table 1.](#page-19-1)

Table 1. Maximum Constant Current versus External Resistor Value

DOT CORRECTION (DC) AND GLOBAL BRIGHTNESS CONTROL (BC) FUNCTION (CURRENT CONTROL)

The TLC5970 has the capability to adjust the output current of each channel (OUT0 to OUT2) individually. This function is called dot correction (DC). The DC data are seven bits long, which allows each channel output current to be adjusted in 128 steps from 0% to 100% of the maximum output current, I_{OLCMax} . The DC data are entered into the TLC5970 via the serial interface and can be stored into the internal EEPROM. When the IC is powered on, DC data are automatically loaded into the DC data latch from the EEPROM.

The TLC5970 also has the capability to adjust all output currents at the same time. This function is called global brightness control (BC). The BC data are seven bits long, which allows all three output channel currents to be adjusted in 128 steps from 0% to 100% of the maximum output current, I_{OLCMax} . The BC data are entered into the TLC5970 via the serial interface. The brightness control data cannot be stored into EEPROM. When IC is powered on, BC data are automatically set to 7Fh (127d).

[Equation 2](#page-20-0) determines each output (OUTn) sink current:

$$
I_{\text{OUTn}}\text{ (mA)} = I_{\text{OLCMax}}\text{ (mA)} \times \left(\frac{\text{DCn}}{127d}\right) \times \left(\frac{\text{BC}}{127d}\right)
$$

Where:

 I_{OLCMax} = the maximum channel current for each channel determined by R_{IREFn}

 $DCn =$ the decimal dot correction value for each OUTn in the DC latch ($DCn = 0d$ to 127d)

 $BC =$ the decimal brightness control value in the brightness control latch $(BC = 0d$ to 127d) (2)

DC, BC, and function current control data are shown in [Table 2,](#page-20-1) [Table 3](#page-20-2), and [Table 4](#page-20-3), respectively.

Table 3. BC Data versus Current Ratio and Set Current Value

Table 4. DC and BC Data versus Current Ratio and Set Current Value

GRAYSCALE (GS) FUNCTION (PWM CONTROL)

The OUTn PWM control is controlled by a 12-bit grayscale counter that is clocked on each rising edge of either the internal oscillator or the shift clock signal generated by the differential signal, SCKA and SCKB. When bit 9 in the Function Control Data Latch is '0', the internal oscillator drives the PWM grayscale counter. When bit 9 is '1', SCKA and SCKB drive the grayscale counter. The OUTn that are programmed with a non-zero grayscale value (GSn) turn on at the first rising edge of the selected clock after the internal latch pulse generation. After the internal latch latch pulse goes high, the 12-bit grayscale counter counts the clock rising edges. Each OUTn stays on until the grayscale counter value is larger than the output GSn value. OUTn turns off on the rising edge of the clock.

When the IC powers up, all data in the Grayscale Data Latch are set to '0'. Therefore, GSn data must be written into the Grayscale Data Latch to turn on OUTn. [Equation 3](#page-21-0) determines each OUTn on-time $(t_{\text{OUT ON}})$:

 $t_{\text{OUT_ON}}$ (ns) = t_{GSCLK} (ns) \times GSn

Where:

 t_{GSCLK} = Twice the period of the internal oscillator frequency if the internal clock is selected. One period of the shift clock frequency is generated by the differential signal if the external clock is selected.

GSn = the programmed grayscale value for OUTn (GSn = 0d to 4095d) (3)

AUTO DISPLAY REPEAT

Auto display repeat, DSPRPT, allows OUTn to continuously turn on for multiple PWM cycles without the need to continuously reprogram the PWM grayscale registers. When Auto Repeat is enabled, bit 8 in the Function Control Data Latch is '1' and OUTn automatically turns on again at the next rising clock of the internal oscillator. When Auto Display Repeat is disabled by setting the control bit to '0', OUTn do not turn on again until an internal latch pulse is generated and another GS clock pulse goes high. This timing is shown in [Figure 19](#page-22-0) and [Figure 20](#page-23-0).

Figure 20. Serial Data Input/Output Timing Diagram 2 (SID/EEPROM Data Read)

DIFFERENTIAL SIGNAL INTERFACE

This device has a differential signal receiver and differential signal driver. These differential components provide very reliable, high-quality signal integrity over long distances. This integrity allows very large distances between the display pixels without the need for additional drive circuitry. The drivers are enabled one second after the IC powers up. A 10-kΩ resistor is internally mounted between SDTA and SDTB/SCKA and SCKB. [Table 6](#page-24-0) shows a truth table of the differential signal interface receiver and driver.

Table 6. Differential Signal Interface Truth Table

BUCK DC/DC CONVERTER

The buck converter operates with the Pulse Frequency Mode (PFM).The buck converter controls the LED anode voltage to keep the LED cathode voltage to approximately 1 V for high efficiency and reduces the system power-supply current. The LED anode voltage is controlled by the buck converter in this manner:

- 1. After the IC powers on, the LED anode voltage charges up to the FB voltage set by EEPROM with a soft-start squence. The maximum time of the soft-start sequence is 800 ms.
- 2. The LED then turns on and comparators check the OUTn voltage when all LED are turned on at the 32nd GSCLK. If the lowest voltage in OUT0 to OUT2 is below 0.9 V when all OUTn are on at 32nd GSCLK, the buck converter target voltage is changed by one step to a higher voltage at the rising edge of the 33rd GSCLK. If the lowest voltage in OUT0 to OUT2 is above 1.1 V, the buck converter target voltage changes by one step to a lower voltage. If the lowest voltage in OUT0 to OUT2 is between 0.9 V and 1.1 V, then the buck converter target voltage remains at the previous voltage.
- 3. If the highest voltage in OUT0 to OUT2 exceeds 4.0 V at the 32nd GSCLK rising edge when all OUTn are on, then the buck converter target voltage does not change to a higher voltage side.

Parameter Selection for Buck Converter

The following steps select the parameters for the buck converter.

1. PH on-time selection:

Calculated PH On-Duty Ratio1 (%) = $\frac{\text{VFB Minimum Voltage}}{\text{VCC Maximum Input Voltage}}$ × 100

Where:

VFB = the number of LEDs in series \times LED minimum forward voltage $(V_F) + 1.0 V$ (4)

Select the closest and smaller number in Table12, then calculate PH on-duty ratio1 (%).

Example: VCC = 24 V (typical) and 25 V (maximum). LED forward voltage (V_F) = 3.2 V (minimum) and 3.5 V (typical). Two LEDs are connected in series.

Thus, VFB = $2 \times 3.2 + 1 = 7.4$ V. The PH on-duty ratio1 (%) = $7.4/25 = 29.6$ %. Therefore, 29% code ('1h') should be selected for PH on-duty.

So, the selected PH on-duty in the EEPROM write data latch is 29%.

[TLC5970](http://focus.ti.com/docs/prod/folders/print/tlc5970.html)

SBVS140A –MARCH 2010–REVISED MAY 2010 **www.ti.com**

2. Inductor value and current selection:

PH On-Duty Ratio2 (%) =
$$
\frac{\text{VFB Maximum Voltage}}{\text{VCC Minimum Input Voltage}} \times 100
$$

Example: VCC = 23 V (minimum), 24 V (typical), and 25 V (maximum). LED forward voltage (V_F) = 3.2 V (minimum), 3.5 V (typical), and 3.8 V (maximum). Two LEDs are connected in series.

Thus, VFB = $2 \times 3.8 + 1 = 8.6$ V. The PH on-duty ratio 2 (%) = $8.6/23 = 37.4$ % in this case.

 $I = 100$

Calculate inductor peak current (mA):

Inductor Peak Current (mA) =
$$
\frac{\frac{1_{\text{OUT}} + IP - B11}{\text{Selected PH On-Duty}}}{\frac{1_{\text{OUT}} + IP - B11}{\text{PH On-Duty Ratio2}}}
$$
 × 2

Where:

 I_{OUT} (mA) = Total current of LEDs connected to OUT0/1/2.

IFBn (mA) = Maximum input current of IFB pin.

 η (%) = Efficiency of TLC5970 buck converter (recommended to use 90). (6)

Example: In case all LED currents are set to 60 mA by the 2.50-kΩ external resistor and total current is 180 mA. IFB3 in this data sheet is used when the differential interface output drives the next TLC5970 without a resistor between SDTA/SDTB and SCKA/SCKB. Therefore:

$$
I_{LPK} (mA) = \frac{\frac{180 + 115}{29} \times 2}{\frac{37.4}{100}} = 845.5 mA
$$

A 25% margin for inductor variation is required. Thus, I_{LPK} = 845.5 x 1.25 = 1057 mA. The maximum inductor current should be larger than 1057 mA. However, the TLC5970 PH peak current must be less than 2 A in any case.

3. Calculate inductor value (µH) for minimum inductor value:

Inductor Value (μ H) = VCC Voltage (V, Minimum) \times 1 Maximum PH Switching Frequency (MHz, Maximum) (8)

Selected PH On-Duty (%)

$$
I_{LPH} (mA) \times 1000
$$

Example: VCC = 23 V (minimum), 24 V (typical), and 25 V (maximum). Maximum PH switching frequency is 1.5 MHz. The selected PH on-duty ratio as calculated by [Equation 4](#page-24-1) is 29%. I_{LPK} (mA) is 1057 mA as calculated by [Equation 6.](#page-25-0)

Therefore, the inductor value (µH) = 23 ×
$$
\frac{1}{1.5}
$$
 × $\frac{0.29}{1057 \times 1000}$
= 23 × 0.67 × $\frac{0.29}{1057 \times 1000}$
= 4.2 µH (10)

NSTRUMENTS

XAS

(5)

(7)

$$
^{(9)}
$$

4. Calculate inductor peak current that should be selected:

The TLC5970 PH peak current must be less than 2 A and I_{LPK} must not be greater than 2 A in any case.

Inductor Peak Current (A) = VCC (V, Maximum) \times 1 Maximum PH Switching Frequency (MHz, Maximum)

Selected PH On-Duty

Inductor Value (uH) \cdot < 2 A

(11)

Example: In this case, $25 \times 0.67 \times 0.29/4.2 = 1.15$ A. So the inductor value is correct.

As the result of the above calculation, the inductor value should be selected over 4.2 µH and the inductor peak current should be over 1.15 A.

[Figure 21](#page-26-0) shows a block diagram of the buck dc/dc converter; [Figure 22](#page-27-0) details the buck dc/dc converter operation. [Figure 23](#page-28-0) and [Figure 24](#page-29-0) illustrate the timings of the external and internal GS clock mode for PWM operation, respectively.

EXAS NSTRUMENTS

SBVS140A –MARCH 2010–REVISED MAY 2010 **www.ti.com**

Figure 22. Buck DC/DC Converter Block Diagram

EXAS NSTRUMENTS

www.ti.com SBVS140A –MARCH 2010–REVISED MAY 2010

www.ti.com SBVS140A –MARCH 2010–REVISED MAY 2010

REGISTER AND DATA LATCH CONFIGURATION

The TLC5970 has five writable data latches, two readable registers, and one error release address. All data written into or read from these registers and data latches go through the differential signal interfaces and the 40-bit Common Shift Register. The first four most significant bits (MSBs) in the 40-bit Common Shift Register are used to define which internal latch the data are transferred into. Data in the 40-bit Common Shift Register are automatically transferred into an internal latch or data from the internal latch are automatically transferred into the 40-bit Common Shift Register when the TLC5970 generates the internal latch signal. [Figure 25](#page-31-0) shows the shift register and data latch configurations. [Table 7](#page-30-0) lists the assignment of latch addresses.

Table 7. Register/Data Latch Address Assignment

TEXAS INSTRUMENTS

SBVS140A –MARCH 2010–REVISED MAY 2010 **www.ti.com**

Grayscale (GS) First/Second Data Latch (Register Address = 0000b)

The GS Latch is 36 bits long. The second GS Latch controls the pulse width modulation (PWM) for each OUTn. The first GS Latch holds the data written through the differential signal interface. If the Auto Data Refresh bit in the Function Control Latch is '1', the data in the first latch are copied to the second latch at the rising edge of the 4096th grayscale clock. If the Auto Data Refresh bit is '0', both the first and second GS Latches are updated at the same time from the data written into the differential signal interface. When the IC is powered on, both latches are reset to all '0'. At startup, GS data should not be programmed until after the Function Control Data Latch is programmed because the PWM control automatically starts when data are written into the second GS Latch.

[Table 8](#page-32-0) and [Figure 26](#page-32-1) show the GS Data Latch bit assignments. [Table 5](#page-21-1) shows an example of OUTn duty cycle ratios for different GS data.

Grayscale First Data Latch

To Display Timing Control Block

Figure 26. GS Data Latch Bit Assignment

Function Control (FC) and Global Brightness Control (BC) First/Second Data Latch

(Register Address = 1111b)

The FC and BC first Data Latch total bit length is 15 bits. The BC second latch bit length is seven bits. The FC data are used to set the function mode; the BC second data latch sets the current ratio of each constant-current output. The BC first latch holds the data written through the differential signal interface, and the latched data in the first latch are copied to the second latch at the rising edge of the 4096th GS clock when the auto data refresh bit is set to '1' in the FC latch. The first and second latch data are updated at the same time by the data written through the differential signal interface when the auto data refresh bit is set to '0'. When the IC is powered on, the FC data should be set before the GS data setting because the PWM control starts as soon as the GS data (except '0') are written into this second latch.

The data bit assignments are shown in [Table 9](#page-33-0) and [Figure 27](#page-33-1). OUTn set the current ratio in select BC data; see [Table 3.](#page-20-2)

Table 9. Global Brightness Control and Function Control Data Latch Bit Assignment

Dot Correction (DC) Data Latch (Register Address = 1110b)

This data latch bit length is 21 bits. These data are used to set the current ratio of each constant-current output. When the IC is powered on, the DC data latch is set to the data in the DC data EEPROM. When the DC data write control bit is '1', the data can be changed by data written through the differential signal interface. The data bit assignments are shown in [Table 10](#page-34-0) and [Figure 28.](#page-34-1)

Table 10. Dot Correction Data Latch Bit Assignment

21-Bit Dot Correction Data

To Display Timing Control Block

Figure 28. Dot Correction Data Latch Bit Assignment

EEPROM1 and EEPROM2 Write Data Latch

Each data latch bit length is 36 bits. The EEPROM1 write data latch sets the buck converter maximum on-duty ratio, VFB target voltage, and the EEPROM differential interface mode. The EEPROM2 write data latch is used to set the EEPROM DC default value.

EEPROM1 Write Data Latch (Register Address = 1100b)

The data bit assignments of the EEPROM write data latch 1 are shown in [Table 11](#page-35-0) and [Figure 29.](#page-35-1)

Table 11. EEPROM1 Write Data Latch Bit Assignment

EEPROM1 Write Data Latch

Figure 29. EEPROM1 Write Data Latch Bit Assignment

Maximum On-Duty Data for Buck Converter

The TLC5970 buck converter always operates with the Pulse Frequency Modulation (PFM) mode. Therefore, the PH on-duty should be set to the value calculated by [Table 12](#page-35-2) to avoid inductor current saturation at the inductor.

Table 12. Maximum On-Duty Selection Truth Table

(12)

(13)

FB Target Voltage

EXAS

NSTRUMENTS

These bits select the target voltage of the FB pin. The FB pin is connected to the LED anode side. The set data should be determined by [Equation 12](#page-36-0). Also, the set data should be set to the higher voltage of the three-color LED line. The buck converter chargeup FB voltage to the FB target voltage (VFB) is set by these bits with a soft-start sequence after the IC is powered on.

VFB (V) = Typical LED forward voltage \times the number of LED in series + 1 V.

VFB set data can be calculated by [Equation 12:](#page-36-0)

FB Set Data for VFB = $\frac{(VFB - 7) \times 31}{4}$ 10

FB voltage (VFB) can be calculated by [Equation 13:](#page-36-1)

FB Voltage (V) = $\frac{10 \times FB \text{Set Data}}{24}$ $\frac{31}{31}$ + 7

[Table 13](#page-36-2) lists the FB voltage set by FB set data.

Table 13. FB Target Voltage Selection Truth Table

Differential Signal Interface (DSI) Timing Mode

These bits select a differential interface timing mode from three types of timing modes, as shown in [Table 14](#page-36-3).

Mode 0 is a low-frequency transfer mode. Maximum transfer frequency is lowest in the timing modes but it is easy to transfer the data over long distances without transmission errors because this mode can control the data hold time for the next connected device. The SCKY/SCKZ output level is controlled by the SCKA/SCKB level. SCKY/SCKZ go to a high level when the SCKA/SCKB level is high. The SCKY/SCKZ output level is controlled by the SCKA/SCKB level. SCKY/SCKZ go to a low level when the SCKA/SCKB level is low. The SDTY/SDTZ data change after 30 ns (typical) from when the SCKA/SCKB falling clock is input.

Mode 1 is the middle frequency transfer mode. Maximum transfer frequency and transmission distance are mean between mode 0 and mode 2. The SDTY/SDTZ data change after 50 ns (typical) from when the SCKA/SCKB rising clock is input.

Mode 2 is the high-frequency transfer mode. Maximum transfer frequency is highest in the three timing modes. This mode should be used for short distance data transmission. SDTY/SDTZ data change after 30 ns (typical) from when the SCKA/SCKB rising clock is input. The timing diagram for each mode is shown in [Figure 30](#page-37-0) to [Figure 32](#page-39-0).

Figure 30. DSI Timing Mode 0

Texas INSTRUMENTS

www.ti.com SBVS140A –MARCH 2010–REVISED MAY 2010

Figure 31. DSI Timing Mode 1

Figure 32. DSI Timing Mode 2

[TLC5970](http://focus.ti.com/docs/prod/folders/print/tlc5970.html)

Internal Latch Pulse Delay Time

Shifted in lower 36-bit data in the 40-bit shift register is latched into the latch selected by the higher four bits of the shift register after the programmed time by the following code is passed from the last rising edge of SCLK. The next SCLK rising edge for new data inputs must be input after over two clocks of the internal oscillator clock period from the shift register is latched.

FB DATA	FB DATA	FB DATA	INTERNAL LATCH PULSE DELAY TIME (µs)					
(Binary)	(Decimal)	(Hex)	MINIMUM	MAXIMUM				
0000	0	0	0.3	0.8				
0001	$\mathbf{1}$	1	0.6	1.3				
0010	2	2	1.3	2.3				
0011	3	3	2.6	4.3				
0100	4	$\overline{4}$	5.3	8.3				
0101	5	5	10	16				
0110	6	6	21	33				
0111	$\overline{7}$	7	42	65				
1000	8	8	85	129				
1001	9	9	170	257				
1010	10	A	341	513				
1011	11	B	682	1025				
1100	12	C	1365	2049				
1101	13	D	2730	4097				
1110	14	E	5461	8193				
1111	15	F	10922	16385				

Table 15. Internal Latch Pulse Delay Time Selection Truth Table

EEPROM2 Write Data Latch (Register Address = 1101b)

The EEPROM2 write data latch data bit assignments are shown in [Table 16](#page-40-0) and [Figure 33](#page-40-1).

Table 16. EEPROM2 Write Data Latch Bit Assignment

EEPROM2 Write Data Latch

Figure 33. EEPROM2 Write Data Latch Bit Assignment

EEPROM Data Write Procedure

The DC data and the maximum on-duty data can be programmed into the EEPROM with the following procedure:

- 1. Turn on the VCC power supply.
- 2. Set the VROM pin voltage to 19 V \pm 0.5 V. The supply current is 5 mA (typical). The buck converter stops while the VROM pin is held at the voltage.
- 3. Write the data for EEPROM write data latch 1 with the address. Write the command and the write data to EEPROM data latch address.
- 4. Wait for more than 40 ms without data transfer. The maximum wait time is unlimited.
- 5. Stop supplying 19 V to the VROM pin and release the pin.
- 6. Write the grayscale data to turn on the LED and check LED brightness.
- 7. If the brightness must be adjusted, send new dot correction data to the DC data latch for brightness adjust.
- 8. Check the brightness again.
- 9. Repeat steps 8 and 9 to determine the best DC data.
- 10. Write the best DC data to the EEPROM write data latch 2 using steps 3 to 5 in this sequence.

Readout Register

EEPROM Data Readout Register (Register Address = 1011b)

When any data are written to this register address, the programed data in the EEPROM are loaded to the lower 36 bits in the 40-bit shift register from this readout register (register address = 1011b). The higher 4-bit data in the 40-bit shift register are not changed from 1011b. The loaded data can be read out from SDTY and SDTZ and syncronized by the shift clock generated from SCKA and SCKB. The data bit assignments are shown in [Table 17](#page-41-0) and [Figure 34](#page-41-1).

BIT NUMBER BIT NAME		DESCRIPTION				
$6-0$	RDDC ₀	Dot correction data for OUT0 in EEPROM (7-bit data)				
$13 - 7$	RDDC1	Dot correction data for OUT1 in EEPROM (7-bit data)				
$20 - 14$	RDDC ₂	Dot correction data for OUT2 in EEPROM (7-bit data)				
$23 - 21$	RDONDTY	On-duty (4-bit data)				
28-24	RDVFB	FB target voltage (5-bit data)				
30-29	RDDSI	DSI mode (2-bit data)				
34-31	RDDLY	Internal data latch pulse delay time (4-bit data)				
35	RDRSV	TI reserved data (1-bit data, no fixed data)				

Table 17. EEPROM Data Readout Register Bit Assignment

EEPROM Data Read Out Register

MSB 35	$34 - 31$	$30-29$	$28-24$ i	$23 - 21$	20		14	13		$12-7$			LSB	
Reserved Bit 0	Latch Delay Time Bits[3:0]	Mode Bits[1:0]	DSI Timing FB Target Voltage Bits[4:0]	PH on Duty Bits[2:0]	OUT ₂ DC Data Bit 6	\cdots	OUT ₂ DC Data Bit 0	OUT ₁ DC Data Bit 6	\cdots	OUT ₁ DC Data Bit 0	OUTO DC Data Bit 6	\cdots	OUT ₀ DC Data Bit 0	

Figure 34. EEPROM Data Readout Register Bit Assignment

Status Information Data (SID) Readout Register (Register Address = 1010b)

When any data are written to this register address, the status of five error detections are loaded to the lower 36 bits in the 40-bit shift register from this readout register (register address = 1010b). The higher 4-bit data in the 40-bit shift register are not changed from 1010b. The loaded data can be readout from SDTY and SDTZ and syncronized by the shift clock generated from SCKA and SCKB. The data bit assignments are are shown in [Table 18](#page-42-0) and [Figure 35](#page-42-1).

Table 18. SID Readout Register Bit Assignment

Status Information Data (SID) Read Out Register

Figure 35. SID Readout Register Bit Assignment

DEVICE PROTECTION

When the Short-Circuit Protection (SCP) and Overvoltage protection (OVP) are operating, the buck converter stops. Afterwards, the buck converter is restarted with a soft-start when any data are written to the restart operation address, 1001b. The TLC5970 has an LED Open Detection (LOD) and four device protections as listed:

- 1. **LED open detection (LOD):** When SWOFF is connected to GND, the LOD can detect if one or two LEDs are opened or if OUTn is shorted to GND. The LOD flag is set to '1' in the readout data register when LEDs open or when OUTn is shorted to GND. If all LEDs are opened, the OVP flag comes up because the OUT0-OUT2 voltage is not pulled up. When SWOFF is connected to the VREG level, the LOD flag is set to '1' when the voltage of any OUTn is less than approximately 0.3 V at the 33rd GS clock from when OUTn is turned on. Also, the LOD data are kept until the next 33rd GS clock. Therefore, GS data must be set at 33d (decimal data) or more to ensure the correct LOD data.
- 2. **Short-Circuit Protection (SCP):** The SCP detects if the buck converter output is overloaded or if the FB line is open. SCP operates in this manner:
	- (a) The SCP circuit observes the FB pin voltage.
	- (b) If the FB is under 4 V (typical), then the SCP timer starts to count the number of times the PH switches.
	- (c) When the SCP timer counts to 4, if FB voltage is still below 4 V, the SCP circuit stops the buck converter and the LED driver from operating. Also, the buck converter target voltage is set to the FB voltage programmed in the EEPROM at same time.
	- (d) The SCP flag is set in the readout register.
	- (e) The differential interface can be used even if buck converter is not operating.

It is required to write any data to the address 1001b to restart the device operation.

- 3. **Overvoltage Protection (OVP):** The OVP detects if the buck converter target voltage is set to the maximum code. Also, the OVP detects when all LEDs are opened. The OVP does not work when the SWOFF signal level is high. Therefore, the OVP flag in the SID is always '0'. The OVP circuit operates in this manner:
	- (a) The OVP circuit checks that the internal digital-to-analog converter (DAC) code is at the 33rd GS clock.
	- (b) If the DAC code is not the maximum code, the OVP period counter is reset. If the DAC code is the maximum code, then the OVP period counter is counted up.
	- (c) When the OVP period counter becomes 4, the OVP circuit stops the LED driver from operating and sets the DAC code to the FB voltage programmed in the EEPROM. Then the buck converter operation does not stop.
	- (d) The OVP flag is set to '1' in the readout register.
	- (e) The differential interface can be used even if the buck converter is not operating.
	- (f) The LED driver cannot be controlled again until any data are written to the address 1001b to clear the OVP flag.
- 4. **Pre-Thermal Shutdown (PTD):** The PTD stops the LED driver operation at T_{PTD} (T_{PTD} = +138°C, typical) device temperature to avoid the device temperature from becoming higher. PTD operation follows this logic:
	- (a) The LED driver (OUT0to OUT2) is forced off.
	- (b) Set the PTD flag in the readout register.
	- (c) Start the LED driver control again when the device temperature drops below $T_{PTD} T_{HYSP}$ (T_{HYSP} = +8°C, typical).
- 5. **Thermal Shutdown (TSD):** The TSD stops the buck coverter/LED driver/differential interface operation at T_{TSD} (T_{TSD} = +168°C, typical) device temperature to prevent the device temperature from becoming too high. TSD operation follows this sequence:
	- (a) The buck converter switching/LED driver (OUT0 to OUT2)/differential interface are forced off.
	- (b) The TSD flag is set in the readout register.
	- (c) Buck converter target voltage is set to the FB voltage programmed in the EEPROM.
	- (d) Differential interface operation starts again when the device temperature drops below $T_{TSD} T_{H\gamma ST}$ $(T_{HYST} = +10^{\circ}C$, typical). Then the buck converter starts to operate.

PRE-BOOST FUNCTION

The TLC5970 has a pre-boost function. This function increases the DAC code of the buck converter a few steps from the 16th GS clock before the LED turns on to prevent the output voltage from decreasing much. The pre-boost is finished at the 33rd GS clock rising edge. After the GS counter is reset, the first 16 GS clocks are spent for the pre-boost and the LED is turned on from the 17th clock. Therefore, 4112 GS clocks are needed to display the full GS data in the first period in auto repeat mode. In no auto repeat mode, 4112 GS clocks are always needed for one display period.

UNDERVOLTAGE LOCKOUT (UVLO)

An undervoltage lockout (UVLO) circuit is implemented to keep the device disabled when VREG is lower than the UVLO start voltage. The following list describes each functional block status during a UVLO condition:

- The buck converter control block, constant-current timing control, and oscillator are initialized.
- The 40-bit data shift register is set to all '0'.
- Each data latch is set to the default value except for the DC latch.
- The data in the EEPROM is set to the DC data latch.
- The power-supply source for the differential interface is connected to VCC.
- FB voltage is discharged to GND.

NOISE REDUCTION

Large surge currents would flow through the IC and the board if all three LED channels are fully turned on simultaneously at the start of each grayscale cycle. These large surge currents could introduce detrimental noise and electromagnetic Interference (EMI) into other circuits. The TLC5970 turns on/off each OUTn with approximately a 40-ns time difference to reduce the switching noise and LED anode voltage drop.

APPLICATION CIRCUITS

The TLC5970 can be used to increase the LED drive current for high-current LEDs with the high-current LED operating mode ([Figure 36\)](#page-45-0) or with the parallel operating mode ([Figure 37\)](#page-45-1). In the parallel operating mode, the external clock mode should be used to avoid flickering that can occur in an unsyncronized internal clock.

Figure 36. High-Current LED Operating Mode

Figure 37. Parallel Operating Mode

The TLC5970 can be used to drive several LED lamps for small-current LEDs with the master-slave operation mode ([Figure 38\)](#page-46-0). In this operating mode, BC data and DC data in the master device should not be set to '0' to hold the LED anode (FB) voltage.

Figure 38. Master/Slave Operating Mode

The TLC5970 can be used as a 5 V single power-supply LED without a buck converter operating mode, as shown in [Figure 39](#page-46-1).

Figure 39. No Buck Converter Operating Mode

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

www.ti.com 5-Feb-2017

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent>for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

NOTES:

All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
This drawing is subject to change without notice. A.
B.

-
- QFN (Quad Flatpack No-Lead) Package configuration. $C.$

The package thermal pad must be soldered to the board for thermal and mechanical performance.
See the Product Data Sheet for details regarding the exposed thermal pad dimensions. ⚠

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products <http://www.ti.com/sc/docs/stdterms.htm>), [evaluation](http://www.ti.com/lit/pdf/SSZZ027) [modules](http://www.ti.com/lit/pdf/SSZZ027), and samples [\(http://www.ti.com/sc/docs/sampterms.htm\)](http://www.ti.com/sc/docs/sampterms.htm).

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated