SWCS048G - MARCH 2010 - REVISED SEPTEMBER 2014





TPS65921 Power Management and USB Single Chip

1 Device Overview

1.1 Features

- Three Step-Down Converters:
 - Up to 1.2 A of Output Current for VDD1
 - TPS65921B Supports VDD1 up to 1.2 A
 - TPS65921B1 Supports VDD1 up to 1.4 A (Necessary for 1-GHz Operation)
 - SmartReflex™ Dynamic Voltage Management
 - 3.2-MHz Fixed Frequency Operation
 - V_{IN} Range from 2.7 to 4.5 V
 - Typical 30 μA Quiescent per Converter
- Four General-Purpose Configurable LDOs:
 - Dynamic Voltage Scaling
 - 220-mA Maximum Current for One LDO
 - V_{IN} Range from 2.7 to 4.5 V
 - 2 LDOs With Low Noise and High PSRR
- RTC With Alarm Wake-Up Mechanism
- · Clock Management

1.2 Applications

- · Mobile Phones and Smart Phones
- MP3 Plavers
- · Handheld Devices

- 32-kHz Crystal Oscillator
- Clock Slicer for 26, 19.2, and 38.4 MHz
- HF Clock Output Buffer
- · USB:
 - USB HS 2.0 Transceiver
 - USB 1.3 OTG-Compliant
 - 12-Bit ULPI 1.1 Interface
 - USB Power Supply (5-V CP for VBUS)
- Control
 - High-Speed I²C Interface
 - All Resource Configurable by I²C
- Keypad Interface up to 8 x 8
- 10-Bit A/D Converter
- · Hot-Die, Thermal Shutdown Protection
- μ*BGA 120 Balls ZQZ
- E-Books
- OMAP™ and Low-Power DSP Supply

iviro riayeis

1.3 Description

The TPS65921 device is a highly integrated power-management circuit (IC) that supports the power and peripheral requirements of the OMAP application processors. The device contains power management, a universal serial bus (USB) high-speed (HS) transceiver, an analog-to-digital converter (ADC), a real-time clock (RTC), a keypad interface, and an embedded power control (EPC). The power portion of the device contains three buck converters, two controllable by a dedicated SmartReflex class-3 interface, multiple low-dropout (LDO) regulators, an EPC to manage the power-sequencing requirements of OMAP, and an RTC module. The USB module provides an HS 2.0 transceiver suitable for direct connection to the OMAP universal transceiver macrocell interface (UTMI) + low pin interface (ULPI) with an integrated charge pump (CP).

The device also provides auxiliary modules: ADC, keypad interface, and general-purpose inputs/outputs (GPIOs) muxed with the JTAG functions. The keypad interface implements a built-in scanning algorithm to decode hardware-based key presses and to reduce software use, with multiple additional GPIOs that can be used as interrupts when they are configured as inputs.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE		
TPS65921ZQZ	ZQZ (120)	6.00 mm × 6.00 mm		

(1) For more information, see Section 7, Mechanical Packaging and Orderable Information.

1.4 Functional Block Diagram

Figure 1-1 shows the functional block diagram of the device.




Figure 1-1. Functional Block Diagram



Table of Contents

1	Devi	ce Overview	1		4.18	Battery Threshold Levels	24
	1.1	Features	1		4.19	Power Consumption	25
	1.2	Applications	1		4.20	USB Charge Pump	25
	1.3	Description	<u>1</u>		4.21	Hot-Die Detection and Thermal Shutdown	26
	1.4	Functional Block Diagram	<u>2</u>		4.22	USB	26
2	Revi	sion History	4		4.23	MADC	31
3	Term	ninal Configuration and Functions	<u>5</u>		4.24	TPS65921 Interface Target Frequencies	33
	3.1	Signal Descriptions	<u>6</u>		4.25	JTAG Interfaces	36
4	Spec	cifications	<u>10</u>	5	Deta	iled Description	38
	4.1	Absolute Maximum Ratings	<u>10</u>		5.1	Functional Block Diagram	38
	4.2	Handling Ratings	<u>10</u>		5.2	Clock System	39
	4.3	Recommended Operating Conditions	<u>10</u>		5.3	32-kHz Oscillator	39
	4.4	Thermal Resistance Characteristics for ZQZ			5.4	Clock Slicer	40
		Package			5.5	Power Path	43
	4.5	Crystal Oscillator			5.6	Charger Detection	54
	4.6	Clock Slicer	_		5.7	MADC	57
	4.7	32KCLKOUT Output Clock			5.8	JTAG Interfaces	58
	4.8	HFCLKOUT Output Clock	_	6	Devi	ce and Documentation Support	60
	4.9	VDD1 DC-DC Converter			6.1	Device Support	60
	4.10	VDD2 DC-DC Converter			6.2	Documentation Support	61
	4.11	VIO DC-DC Converter	<u>19</u>		6.3	Trademarks	61
	4.12	1 3			6.4	Electrostatic Discharge Caution	61
	4.13	VDAC Low Dropout Regulator	<u>21</u>		6.5	Export Control Notice	61
	4.14	VAUX2 Low Dropout Regulator			6.6	Glossary	61
	4.15	VPLL1 Low Dropout Regulator		7	Mech	hanical Packaging and Orderable	
	4.16	Internal LDOs	<u>24</u>			mation	62
	4.17	Voltage References	24		7.1	Packaging Information	62



www.ti.com

2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (March 2012) to Revision G Page • Changed the format to the latest TI standards 1



3 Terminal Configuration and Functions

shows the ball locations for the 120-ball plastic ball grid array (PBGA) package and is used in conjunction with ball description to locate signal names and ball grid numbers.

	1	2	3	4	5	6	7	8	9	10	11	
A	VMMC1.OUT	VINTANA2. OUT	VMODE2/ I2C.SR.SCL	AVSS4	DIR/GPIO.10	VPLLA3R.IN	VINT.IN	VPLL1.OUT	INT1	IO.1P8	VDD1.GND	A
В	VMMC1.IN	KPD.C3	I2C.CNTL. SCL	KPD.C0	VRTC.OUT	DATA0/ UART4.TXD	VINTDIG. OUT	DGND	SYSEN	VDD1.GND	VDD1.GND	В
С	VDAC.IN	KPD.C4	#N/A	I2C.CNTL. SDA	NXT/GPIO.11	DATA1/ UART4.RXD	DATA2/ UART4.RTSI	HFCLKIN	TESTV2	VDD1.L	VDD1.L	С
D	VINTANA1. OUT	KPD.C1	TEST	PWROK2/ 12C.SR.SDA	PWRON	UCLK	DATA3/ UART4. CTSO/ GPIO.12	CLKREQ	DATA7/ GPIO.5	VDD1.L	VDD1.OUT	D
E	VDAC.OUT	KPD.C2	KPD.C6	KPD.C5	воот0	STP/GPIO.9	NRESPWRON	DATA6/ GPIO.4	VDD1.IN	VDD1.IN	VDD1.IN	E
F	VAUX12S.IN	ADCIN0	AVSS1	KPD.C7	KPD.R7	BOOT1	JTAG.TCK/ BERCLK	DATA4/ GPIO.14	AVSS3	CLKEN	DATA5/ GPIO.3	F
G	VAUX2.OUT	GPIO.2/ TEST1	REGEN	KPD.R1	KPD.R3	32KCLKOUT	KPD.R6	MSECURE	BKBAT	VREF	32KXOUT	G
н	VIO.OUT	TESTV1	VPROG	KPD.R2	KPD.R0	AVSS2	STARTADC	NRESWARM	VDD2.OUT	AGND	32KXIN	н
J	VIO.GND	VIO.GND	CP.GND	KPD.R4	VINTUSB1P5. OUT	VINTUSB1P8. OUT	ID	KPD.R5	TEST.RESET	VDD2.GND	VDD2.GND	J
К	VIO.L	VIO.IN	VBAT	NSLEEP1	VBUS	VBAT.USB	GND_AGND	HFCLKOUT	GPIO.1/CD2/ JTAG.TMS	VDD2.IN	VDD2.L	к
L	VIO.L	VIO.IN	CP.CAPM	CP.IN	CP.CAPP	VUSB.3P1	DP/UART3. RXD	DN/UART3. TXD	GPIO.0/CD1/ JTAG.TD0	VDD2.IN	VDD2.L	L
	1	2	3	4	5	6	7	8	9	10	11	

SWCS048-009

Figure 3-1. Ball Placement (Top View)



3.1 Signal Descriptions

Table 3-1. Signal Descriptions

NAME	BALL	SUPPLIES	TYPE	1/0	DESCRIPTION	PU/PD
		SOFFEILS				
ADCIN0	F2		Analog	I/O	General-purpose ADC input	NO
STARTADC	H7	VDDIO/DGND	Digital	I	ADC conversion request/JTAG test data input	NO
I2C.CNTL.SDA	C4	VDDIO/DGND	Digital	I/O	I ² C bidirectional data signal	External PU
I2C.CNTL.SCL	В3	VDDIO/DGND	Digital	I/O	I ² C bidirectional clock signal	External PU
I2C.SR.SDA	D4	VDDIO/DGND	Digital	I/O	HS I ² C bidirectional data signal	External PU
I2C.SR.SCL	А3	VDDIO/DGND	Digital	I/O	HS I ² C bidirectional Clock signal	External PU
PWRON	D5	VBAT/GND	Digital	I	Input detects a control command to start or stop the system.	External PU
REGEN	G3		Digital	0	Enable signal for external LDO	PU
MSECURE	G8	VDDIO/DGND	Digital	I	Security and digital rights management	NO
воото	E5	VBAT/GND	Digital	I	Power-up sequence selection	Programmable PD (default active)
BOOT1	F6	VBAT/GND	Digital	I	Power-up sequence selection	Programmable PD (default active)
NRESPWRON	E7	VDDIO/DGND	Digital	0	Output control the NRESPWRON of the application processor	NO
NRESWARM	H8	VDDIO/DGND	Digital	I	Warm reset signal	PU
NSLEEP1	K4	VDDIO/DGND	Digital	I	ACTIVE-SLEEP state transition control signal	NO
INT1	A9	VDDIO/DGND	Digital	0	Output line interrupt	NO
SYSEN	В9	VDDIO/DGND	Digital	0	System enable output	NO
CLKEN	F10	VDDIO/DGND	Digital	0	Clock Enable	NO
32KCLKOUT	G6	VDDIO/DGND	Digital	0	32-kHz clock output	PD disabled in ACTIVE state
32KXOUT	G11	VRTC/REFGND	Analog	1	32-kHz crystal oscillator	NO
32KXIN	H11	VRTC/REFGND	Analog	I	32-kHz crystal oscillator	NO
HFCLKIN	C8	VDDIO/DGND	Analog	I	Sine wave or square wave input	NO
HFCLKOUT	К8	VDDIO/DGND	Digital	0	50% duty cycle square wave output	NO
VREF	G10	VREF/REFGND	Analog	0	Bandgap voltage	NO
GND_AGND	K7	AGND	Analog	I/O	Substrate ground	NO
AGND	H10	REFGND	Analog	I/O	Reference ground	NO
DGND	B8	DGND	Power	I/O	Digital ground	NO
IO.1P8	A10		Power	I	Supply for I/O buffers (VDDIO)	NO
ВКВАТ	G9	VBACKUP/AGND	Power	I	Not used. Must be grounded	NO
VDD1.IN	E9, E10, E11		Power	I	VDD1 DC-DC input	NO
VDD1.GND	A11, B10, B11		Power	I/O	VDD1 DC-DC power ground	NO



Table 3-1. Signal Descriptions (continued)

	T		,	() ()		
NAME	BALL	SUPPLIES	TYPE	I/O	DESCRIPTION	PU/PD
VDD1.L	C10, C11, D10		Power	0	VDD1 DC-DC switched output	NO
VDD1.OUT	D11		Analog	I	VDD1 feedback voltage	PD
VDD2.IN	K10, L10		Power	1	VDD2 DC-DC input	NO
VDD2.GND	J10, J11		Power	I/O	VDD2 DC-DC power ground	NO
VDD2.L	K11, L11		Power	0	VDD2 DC-DC switched output	NO
VDD2.OUT	H9		Analog	1	VDD2 feedback voltage	PD
VIO.IN	K2, L2		Power	I	VIO DC-DC input	NO
VIO.GND	J1, J2		Power	I/O	VIO DC-DC power ground	NO
VIO.L	K1, L1		Power	0	VIO DC-DC switched output	NO
VIO.OUT	H1		Analog	ļ	VIO feedback voltage	PD
VAUX12S.IN	F1		Power	1	VAUX2 LDO input	NO
VAUX2.OUT	G1		Power	0	VAUX2 regulator output	PD
VPLLA3R.IN	A6		Power	1	VPLL1/VRTC LDO input	NO
VPLL1.OUT	A8		Power	0	VPLL1 LDO regulator output	PD
VRTC.OUT	B5		Power	0	VRTC internal LDO regulator output (internal use only)	PD
VINT.IN	A7		Power	1	VINTDIG LDO input	NO
VINTANA1.OUT	D1		Power	0	VINTANA1 internal LDO regulator output (internal use only)	PD
VINTANA2.OUT	A2		Power	0	VINTANA2 internal LDO regulator output (internal use only)	PD
VDAC.IN	C1		Power	I	VDAC/VINTANA1/VINTAN2 LDO input	NO
VDAC.OUT	E1		Power	0	VDAC LDO regulator output	PD
VINTDIG.OUT	B7		Power	0	VINTDIG internal LDO regulator output (internal use only)	PD
VMMC1.OUT	A1		Power	0	VMMC1 LDO regulator output	PD
VBAT.USB	K6		Power	1	VINTUSBiP5,VINTUSB1P8, VUSB.3P1 input regulator	NO
VUSB.3P1	L6		Power	0	VUSB.3P1 LDO regulator output	PD
VINTUSB1P8.OUT	J6		Power	0	VUSB1P8 LDO regulator output (internal use only)	PD
VINTUSB1P5.OUT	J5		Power	0	VUSB1P5 LDO regulator output (internal use only)	PD
TESTV1	H2		Analog	Ю	Analog test pin 1	NO
TESTV2	C9		Analog	Ю	Analog test pin 2	NO
TEST	D3	VDDIO/DGND	Digital	Ю	Selection between JTAG mode and application mode	PD
AVSS1	F3	AGND	Power	I/O	Analog ground	NO
AVSS2	H6	AGND	Power	I/O	Analog ground	NO
AVSS3	F9	AGND	Power	I/O	Analog ground	NO
AVSS4	A4	AGND	Power	I/O	Analog ground	NO
	A4	AGND	Fower	1/0	Analog ground	NO



Table 3-1. Signal Descriptions (continued)

		Table 3-1. Sig	•	•	,	
NAME	BALL	SUPPLIES	TYPE	I/O	DESCRIPTION	PU/PD
DP/UART3.RXD	L7		Analog	I/O	USB differential data line	NO
DN/UART3.TXD	L8		Analog	I/O	USB differential data line	NO
ID	J7	VDDIO/DGND	Digital	I/O	USB ID	NO
UCLK	D6	VDDIO/DGND	Digital	I/O	HS USB Clock	NO
STP/GPIO.9	E6	VDDIO/DGND	Digital	I/O	HS USB Stop	NO
DIR/GPIO.10	A 5	VDDIO/DGND	Digital	I/O	HS USB Direction	NO
NXT/GPIO.11	C5	VDDIO/DGND	Digital	I/O	HS USB Next	NO
DATA0/UART4.TXD	B6	VDDIO/DGND	Digital	I/O	HS USB Data0	NO
DATA1/UART4.RXD	C6	VDDIO/DGND	Digital	I/O	HS USB Data1	NO
DATA2/UART4.RTSI	C7	VDDIO/DGND	Digital	I/O	HS USB Data2	NO
DATA3/UART4.CTSO/ GPIO.12	D7	VDDIO/DGND	Digital	I/O	HS USB Data3	NO
DATA4/GPIO.14	F8	VDDIO/DGND	Digital	I/O	HS USB Data4	NO
DATA5/GPIO.3	F11	VDDIO/DGND	Digital	I/O	HS USB Data5	NO
DATA6/GPIO.4	E8	VDDIO/DGND	Digital	I/O	HS USB Data6	NO
DATA7/GPIO.5	D9	VDDIO/DGND	Digital	I/O	HS USB Data7	NO
CP.IN	L4		Power	I/O	Charge pump input voltage	NO
CP.GND	J3		Power Gnd	I/O	Charge pump ground	NO
CP.CAPP	L5		Analog	I/O	Charge pump flying capacitor P	NO
CP.CAPM	L3		Analog	I/O	Charge pump flying capacitor M	NO
KPD.C0	B4	VDDIO/DGND	Open Drain	0	Keypad column 0	PU
KPD.C1	D2	VDDIO/DGND	Open Drain	0	Keypad column 1	PU
KPD.C2	E2	VDDIO/DGND	Open Drain	0	Keypad column 2	PU
KPD.C3	B2	VDDIO/DGND	Open Drain	0	Keypad column 3	PU
KPD.C4	C2	VDDIO/DGND	Open Drain	0	Keypad column 4	PU
KPD.C5	E4	VDDIO/DGND	Open Drain	0	Keypad column 5	PU
KPD.C6	E3	VDDIO/DGND	Open Drain	0	Keypad column 6	PU
KPD.C7	F4	VDDIO/DGND	Open Drain	0	Keypad column 7	PU
KPD.R0	H5	VDDIO/DGND	Digital	ı	Keypad row 0	PU
KPD.R1	G4	VDDIO/DGND	Digital	i	Keypad row 1	PU
KPD.R2	H4	VDDIO/DGND	Digital	i	Keypad row 2	PU
KPD.R3	G5	VDDIO/DGND	Digital		Keypad row 3	PU
KPD.R4	J4	VDDIO/DGND	Digital	<u>'</u>	Keypad row 4	PU
KPD.R5	J8	VDDIO/DGND	Digital	ı	Keypad row 5	PU
KPD.R6		VDDIO/DGND VDDIO/DGND	Digital	1	Keypad row 6	PU
KPD.R7	F5		_	ı		PU
NFU.N/	гэ	VDDIO/DGND	Digital	I	Keypad row 7	PU
VBAT	K3		Power	I/O	Battery input voltage (Sense)	NO
CLKREQ	D8	VDDIO/DGND	Digital	I	Clock request line	PD
TEST.RESET	J9	VBAT/GND	Digital	I	Reset the device (except the state-machine)	PD
VPROG	НЗ		Analog	I	Reserved. Must be grounded.	NO
JTAG/TCK/BERCLK	F7	VDDIO/DGND	Digital	I	JTAG clock input	NO
GPIO.0/CD1/JTAG.TD O	L9	VDDIO/DGND	Digital	I/O	JTAG test output or GPIO0/card detection 1	PD
GPIO.1/CD2/JTAG.TM S	K9	VDDIO/DGND	Digital	I/O	JTAG test mode state or GPIO1/card detection 2	PD
		•	*	*		



Table 3-1. Signal Descriptions (continued)

NAME	BALL	SUPPLIES	TYPE	I/O	DESCRIPTION	PU/PD
GPIO.2/TEST1	G2	VDDIO/DGND	Digital	I	GPIO/Digital test pin	Programmable PD
VMMC1.IN	B1		Power	I	VMMC1 input LDO	NO
N/A	C3	N/A	N/A	N/A	N/A	N/A



Specifications

Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Main battery supply voltage ⁽²⁾		0.0		5.0	٧
Voltage on any input ⁽³⁾	Where supply represents the voltage applied to the power supply pin associated with the input (4)	-0.3		1.0 × Supply + 0.3	V
VBUS input		-0.3		7	٧
Operating ambient temperature (T _A)		-40		85	°C
Operating junction temperature (T _J)	Absolute maximum rating	-40		125	°C
Operating junction temperature (T _J)	For parametric compliance	-40		150	°C
Ambient temperature for parametric compliance	With maximum 125°C as junction temperature (T _J)	-40		85	°C

- Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device.
- The product will have negligible reliability impact if voltage spikes of 5.2 V occur for a total (cumulative over lifetime) duration of 10 milliseconds
- Excepts VBAT input pads and VBUS pad.
- Supply equals the reference level of each pin.

4.2 **Handling Ratings**

				MIN	MAX	UNIT
T _{stg}	Storage temperature range				125	°C
V	Electrostatic discharge (ESD) performance:	Human Body Model (HBM), per A JS001 ⁽¹⁾	ANSI/ESDA/JEDEC	-1	1	kV
V _{ESD}		Charged Device Model (CDM), per JESD22-C101 (2)	All pins	-250	250	V

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
	Power and U	SB Path		1	
VBAT/VBAT.USB main	battery supply voltage and	2.7	3.6	4.5	V
VBUS	0		7	V	
	HFCLKIN Inp	ut Clock		1	
Frequency 1/t _{C(HFCLKIN)}		19.2	2, 26 or 38.4		MHz
Pulse duration, HFCLKI	$0.45 \times t_{C(HFCLKIN)}$	0.45 × t _{C(HFCLKIN)}		ns	
HFCLKIN stability	-150	-150		ppm	
Rise time of HFCLKIN (BP)	0		5	ns
Fall time of HFCLKIN (E	BP)	0		5	ns
land the same	LP/HP (sine wave)	0.3	0.7	1.45	Vpp
Input dynamic range	BP/PD (square wave)	0		1.85 ⁽¹⁾	Vpp
Harmonic content of inp component - LP/HP (sir	out signal (with 0.7-V _{PP} amplitude): Second ne wave)			-25	dBc
V _{IH} voltage input high ⁽¹⁾	BP (square mode)	0.65 × IO.1P8			V

Bypass input maximum voltage is the same as the maximum voltage provided for the I/O interface (IO.1P8V). (1)



Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
V _{IL} voltage input low ⁽¹⁾	BP (square mode)			0.35 × IO.1P8	٧
	Crystal Oscil	lator			
Parallel resonance crys	tal frequency 1/t _{C(32KHZ)}		32.768		kHz
Input voltage, Vin (norm	nal mode)	1.0	1.3	1.55	V
Crystal tolerance at roo	m temperature, 25°C	-30		30	ppm
Crystal tolerance versus	s temperature range (–40°C to 85°C)	-200		200	ppm
Crystal quality factor		13k		54k	
Maximum drive power				1	μW
Operating drive level				0.5	μW
32KXIN 32KXOUT Crystal		40%		60%	
duty cycle	Square wave	45%		55%	
32-kHz clock rise/fall time	Square wave with capacitive load equivalent to 30 pF			0.1 × t _{C(32KHZ)}	μs
V _{IH} voltage input high	Square wave in bypass mode ⁽²⁾	0.65 × VBRTC			V
V _{IL} voltage input low	Square wave in bypass mode ⁽²⁾			0.35 × VBRTC	V
	DC-DC Converters	and LDOs			
VDD1.IN, VDD2.IN, VD VDD1, VDD2, VIO	2.7	3.6	4.5	V	
VMMC1.IN input voltag	Maximum (2.7, output voltage selected + 250 mV)	3.6	4.5	V	
VDAC.IN input voltage	2.7	3.6	4.5	V	
VAUX12S.IN input volta	age range for LDO VAUX2	Maximum (2.7, output voltage selected + 250 mV)	3.6	4.5	V
VINT.IN input voltage ra	ange for LDO VINTANA1, VINTANA2, VINTDIG	Maximum (2.7, output voltage selected + 200 mV)	3.6	4.5	V
VPLLA3R.IN input volta	ge range for LDO VPLL1	2.7	3.6	4.5	V
VDD1.OUT ouput voltage	ge range for VDD1 step-down converter	0.6		1.45	V
VDD2.OUT ouput voltage	ge range for VDD2 step-down converter	0.6		1.5	V
VIO.OUT ouput voltage	range for VIO step-down converter		1.8/1.85		V
VMMC1.OUT output vo	Itage range for LDO VMMC1	1.85		3.15	V
VDAC.OUT output volta	age range for LDO VDAC	1.2		1.8	V
VAUX2.OUT output vol	tage range for LDO VAUX2	1.3		2.8	V
VPLL1.OUT output volt	age range for LDO VPLL1	1.0		1.8	V
VINTANA1.OUT output	voltage for LDO VINTANA1		1.5		V
VINTANA2.OUT output	voltage for LDO VINTANA2		2.5/2.75		V
VINTUSB1P5V.OUT ou	tput voltage for LDO VINTUSB1P5	1.35	1.5	1.65	V
VINTUSB1P8V.OUT ou	tput voltage for LDO VINTUSB1P8	1.62	1.8	1.98	V
VUSB3P1V.OUT outpu	t voltage for LDO VUSB3P1		3.1		V
VINTDIG.OUT output v	oltage range for LDO VINTDIG	1.35	1.5	1.65	V
VRTC.OUT output	Normal mode	1.45	1.5	1.55	V
voltage range	Backup mode	1.0	1.3	1.55	V
	External Comp	onents		1	
Crystal: Nominal load c	ap on each oscillator input CXIN and CXOUT (3)	9	10	12.5	pF

 ⁽²⁾ Bypass input maximum voltage is the same as the maximum voltage provided for the I/O interface (IO.1P8V).
 (3) Nominal load capacitor on each oscillator input defined as CXIN = CXOUT = Cosc x 2 - (Cint + Cpin). Cosc is the load capacitor defined in the crystal oscillator specification, Cint is the internal capacitor, and Cpin is the parallel input capacitor.



Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
Crystal ESR (4)				90	kΩ
Crystal shunt capacitand	ce, C _O			1	pF
	Value	0.7	1	1.3	μН
Enternal call for VDD4	DCR			0.1	Ω
External coil for VDD1	Saturation current for TPS65921B	1.8			Α
	Saturation current for TPS65921B1	2.1			Α
	Value	0.7	1	1.3	μН
External coil for VDD2 and VIO	DCR			0.1	Ω
and vio	Saturation current	900			mA
External capacitor for	Value ⁽⁵⁾	5	10	15	μF
VDD1, VDD2, VIO connected to VDD1.IN, VDD2.IN, VDD3.IN, and VDD1.OUT, VDD2.OUT, VIO.OUT	ESR at switching frequency	1		20	mΩ
Filtering capacitor for	Value	0.3	1	2.7	μF
VMCC1.IN, VDAC.IN, VAUX12S.IN, VPPLA3R.IN, VINT.IN, VBAT.USB, VMMC1.OUT, VDAC.OUT, VAUX2.OUT, VPPL1, VINTDIG, VINTANA1, VINTANA2, VRRTC	ESR	20		600	mΩ
Filtering capacitor for	Value	0.5	2.2	6.5	μF
VUSB3V1, VUSB1V8, VUSB1V5	ESR	20		600	mΩ
Filtering capacitor for voltage reference	Connected from V _{REF} to REFGND	0.3	1	2.7	μF
	Filtering capacitor (Connected between VBUS.CPOUT and GND) and called CVBUS	1.41 (The minimum can be reduced to 1.2 μF, provided the charge-pump is only used to supply VUSB3V1 LDO)	4.7	6.5	μF
External capacitor for charge pump and VBUS	Flying capacitor (Connected between CP.CAPP and CP.CAPM) called CVBUS.FC	1.32 (The minimum can be reduced to 1.2 μF, provided the charge-pump is only used to supply VUSB3V1 LDO)	2.2	3.08	μF
	Filtering capacitor ESR for CVUSB.IN and CVBUS.FC			20	mΩ
	Filtering capacitor CVBUS.IN	5	10	15	μF
External capacitor for power reference filter	Filtering capacitor	0.3	1	2.7	μF

(4) The crystal motional resistance Rm relates to the equivalent series resistance (ESR) by the following formula:

$$ESR = R_m \left(1 + \frac{C_0}{C_L} \right)^2$$

Measured with the load capacitance specified by the crystal manufacturer. In fact, if CXIN = CXOUT = 10 pF, then CL = 5 pF. Parasitic capacitance from the package and board must also be considered.

(5) For TPS65921B1, in case of OMAP frequency ≥ 1 GHz, replace 10-μF capacitor on VDD1.OUT by two 22-μF capacitors. One capacitor must be placed near the PMIC and one near the OMAP device.



4.4 Thermal Resistance Characteristics for ZQZ Package

NAME	DESCRIPTION	°C/W ⁽¹⁾ (2)	AIR FLOW (m/s) ⁽³⁾
RΘ _{JC}	Junction-to-case	20	0.00
RΘ _{JB}	Junction-to-board	17	0.00
RΘ _{JA}	Junction-to-free air	46	0.00
Psi _{JT}	Junction-to-package top	0.3	0.00
Psi _{JB}	Junction-to-board	16	0.00

- °C/W = degrees Celsius per watt.
- (2) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [RΘ_{JC}] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:
 - JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air)
 - JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
 - JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
 - JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements
- Power dissipation of 2 W and an ambient temperature of 70°C is assumed.
- (3) m/s = meters per second.

4.5 Crystal Oscillator

When selecting a crystal, the system designer must consider the temperature and aging characteristics of a crystal versus the user environment and expected lifetime of the system. The following table lists the switching characteristics of the oscillator.

Table 4-1. Base Oscillator Switching Characteristics

	PARAMETER		MIN	TYP	MAX	UNIT	
Crystal: Internal ca	pacitor on each input (Cint)		8	10	12	pF	
Crystal: Parallel inp	out capacitance (Cpin)				1.0	pF	
Parallel resonance	crystal frequency			32.768		kHz	
Pin-to-pin capacita	nce			1.6	1.8	pF	
Maximum drive pov	wer				1.0	μW	
Operating drive lev	el				0.5	μW	
Crystal quality factor	or		13k		54k		
	Start-up time, all conditions	S			500		
t _{SX}	Start-up time, 25°C				360	ms	
	Active current	High jitter mode			1.8		
I _{DDA} consumption (configured through the LOJIT bit) Low jitter mode		Low jitter mode			0.8	μΑ	
1	Current concumption	Low battery mode (1.2 V)			1		
I _{DDQ}	Current consumption	Startup			8	μΑ	



4.6 Clock Slicer

PARAMETER	MODE ⁽¹⁾	MIN	TYP	MAX	UNIT
Internal coupling capacitor		4.2	5	5.7	pF
	LP	15		60	kΩ
Parallel input resistance over 10 to 40 MHz range	HP	30		75	kΩ
	BP/PD	1		100	ΜΩ
	LP	0.3		0.8	
Described formation and all the 40 MHz areas	HP	0.3		0.7	
Parallel input capacitance over 10 to 40 MHz range	BP/PD	0.08		1	pF
	BP/PD	40		230	
Output duty cycle with V _{IN} = 0.2 V _{PP}	LP/HP	40%	50%	60%	
	LP	4		18	
Propagation delay	HP	3		15	ns
	BP/PD	0.2		3	
Power supply rejection ratio sideband (1% RMS of supply voltage added sine 5 MHz)	LP/HP	26			dBc
	LP			175	μΑ
Current consumption at maximum input of 40 MHz	HP			235	μΑ
	BP/PD			39	nA
Power-up time	LP/HP			1	ms
Output peak-to-peak jitter with an input peak-to-peak jitter < 0.1% and for jitter frequency below 300 kHz	LP/HP			0.2%	
Output peak-to-peak jitter with an input peak-to-peak jitter < 0.1% and for jitter frequency above 300 kHz	LP/HP			1.0%	

⁽¹⁾ Bypass input maximum voltage is the same as the maximum voltage provided for the I/O interface.

4.7 32KCLKOUT Output Clock

NAME	PARAMETER DESCRIPTION	MIN	TYP	MAX	UNIT
f	Frequency		32.768		kHz
C _L	Load capacitance			40	pF
V _{OUT}	Output clock voltage, depending on output reference level IO.1P8		1.8 ⁽¹⁾		V
V _{OH}	Voltage output high	V _{OUT} - 0.45		V _{OUT}	V
V _{OL}	Voltage output low	0		0.45	V

⁽¹⁾ The output voltage depends on output reference level which is IO.1P8.

The following table details the output clock timing characteristics. The following figure shows the 32KCLKOUT output clock waveform.

NAME	PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
CK0	1/t _{C(32KCLKOUT)}	Frequency		32.768		kHz
CK1	t _{W(32KCLKOUT)}	Pulse duration, 32KCLKOUT low or high	0.40 × t _{C(32KCLKOUT)}		0.60 × t _{C(32KCLKOUT)}	ns
CK2	t _{R(32KCLKOUT)}	Rise time, 32KCLKOUT (1)			16	ns
CK3	t _{F(32KCLKOUT)}	Fall time, 32KCLKOUT (1)			16	ns
	SSB Phase Noise	At 1-kHz offset from the carrier			-110	dBc/Hz

(1) The output capacitive load is equivalent to 30 pF.




Figure 4-1. 32KCLKOUT Output Clock



4.8 HFCLKOUT Output Clock

The following table summarizes the HFCLKOUT output clock electrical characteristics.

Table 4-2. HFCLKOUT Output Clock Electrical Characteristics

NAME	PARAMETER DESCRIPTION	MIN	TYP	MAX	UNIT
f	Frequency		19.2, 26, or 38.4		MHz
C _L	Load capacitance			30	pF
V _{OUT}	Output clock voltage, depending on output reference level IO.1P8		1.8 ⁽¹⁾		V
V _{OH}	Voltage output high	V _{OUT} - 0.45		V _{OUT}	V
V _{OL}	Voltage output low	0		0.45	V

⁽¹⁾ The output voltage depends on output reference level which is IO.1P8.

The following table details the HFCLKOUT output clock timing characteristics.

Table 4-3. HFCLKOUT Output Clock Switching Characteristics

NAME	PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
CHO1	1/t _{C(HFCLKOUT)}	Frequency		19.2, 26, or 38.4	4	MHz
CHO2	t _{W(HFCLKOUT)}	Pulse duration, HFCLKOUT low or high	$0.4 \times t_{C(HFCLKOUT)}$		0.6 × t _{C(HFCLKOUT)}	ns
		Rise time, HFCLKOUT, low drive ⁽¹⁾				
		- Load: 5 pF			3.8	
CHO3		- Load: 10 pF			5.5	
CHOS	t _{R(HFCLKOUT)}	Rise time, HFCLKOUT, high drive ⁽¹⁾				ns
		- Load: 10 pF			2.9	
		- Load: 20 pF			5.0	
		Fall time, HFCLKOUT, low drive ⁽¹⁾				
		- Load: 5 pF			3.5	
CHO4		- Load: 10 pF			5.1	
CHO4	^t F(HFCLKOUT)	Fall time, HFCLKOUT, high drive ⁽¹⁾				ns
		- Load: 10 pF			2.7	
		- Load: 20 pF			4.7	

⁽¹⁾ Low drive: MISC_CFG[CLK_HF_DRV] = 0 (default) High drive: MISC_CFG[CLK_HF_DRV] = 1

Figure 4-2 shows the HFCLKOUT output clock waveform.





Figure 4-2. HFCLKOUT Output Clock

Figure 4-3 shows the 32KCLKOUT and HFCLKOUT clock stabilization time.



A. Tstartup, Delay1, Delay2, and Delay3 depend on the boot mode (See Power timing chapter).

Figure 4-3. 32KCLKOUT and HFCLKOUT Clock Stabilization Time




Figure 4-4. HFCLKOUT Behavior



4.9 **VDD1 DC-DC Converter**

PARAMETER	COMMENTS	MIN	TYP	MAX	UNIT
Input voltage range		2.7	3.6	4.5	V
Output voltage		0.6		1.45	V
Output voltage step	0.6 to 1.45 V		12.5		mV
Output accuracy ⁽¹⁾	0.6 to < 0.8 V	-6%		6%	
	0.8 to 1.45 V	-5%		5%	
Switching frequency			3.2		MHz
	I _O = 10 mA, sleep		82%		
Canada a # a a a a a a a a a a a a a a a a	100 mA < I _O < 400 mA		85%		
Conversion efficiency (2)	400 mA < I _O < 600 mA		80%		
	600 mA < I _O < 800 mA		75%		
	Active mode Output voltage 0.6 V to 1.45 V for TPS65921B/TPS65921B1			1.2	A
Output current	Active mode Output Voltage 1.2 V to 1.45 V for TPS65921B1			1.4	A
	Sleep mode			10	mA
	Off at 30°C			3	
Ground current (I _Q)	Sleep, unloaded		30	50	μΑ
	Active, unloaded, not switching			300	
Short-circuit current	$V_{IN} = V_{MAX}$		2.2		Α
Load regulation	0 < I _O < I _{MAX}			20	mV
Transient load regulation at 1.2 A ⁽³⁾	$I_O = 10$ mA to $(I_{MAX}/3) + 10$ mA, maximum slew rate is $I_{MAX}/3/100$ ns	-65		50	mV
Line regulation				10	mV
Transient line regulation	300 mV _{PP} ac input, 10-µs rise and fall time			10	mV
Start-up time			0.25	1	ms
Recovery time	From sleep to on with constant load		< 10	100	μs
Slew rate (rising or falling) (4)		4	8	16	mV/μs
Output ripple	Active (PWM and PSM)	-10		10	mV
Output ripple	Sleep (PFM)	-2%		2%	
Current limit for PWM/PSM mode switch. PSM is below this limit, and PWM is above this limit.	Active mode	150		200	mA
Overshoot	Softstart			5%	
Output pulldown resistance	In Off mode		500	700	Ω

⁽¹⁾ Accuracy includes all variations (line and load regulations, line and load transients, temperature, and process). (2) VBAT = 3.6 V, VDD1 = 1.2 V, Fs = 3.2 MHz, L = 1 μ H, L_{DCR} = 100 m Ω , C = 10 μ F, ESR = 10 m Ω

For negative transient load, the output voltage must discharge completely and settle to its final value within 100 ms. Transient load is specified at Vout max with a ±50% external capacitor accuracy and includes temperature and process variation.

Load current varies proportional to the output voltage. The slew rate is for increasing and decreasing voltages and the load current is 1.1 A.



4.10 VDD2 DC-DC Converter

PARAMETER	COMMENTS	MIN	TYP	MAX	UNIT
Input voltage range		2.7	3.6	4.5	V
Output voltage		0.6	1.0	1.5	V
Output voltage step	0.6 to 1.45 V		12.5		mV
Output accuracy ⁽¹⁾	0.6 to < 0.8 V	-6%		6%	
	0.8 to 1.45 V	-5%		5%	
Switching frequency			3.2		MHz
	I _O = 10 mA, sleep		82%		
Conversion efficiency (2)	100 mA < I _O < 300 mA		85%		
	300 mA < I _O < 500 mA		80%		
0.1.1.	Active mode			600	mA
Output current	Sleep mode			10	mA
	Off at 30°C			1	
Ground current (I _Q)	Sleep, unloaded		30	50	μΑ
\ 	Active, unloaded, not switching			300	
Short-circuit current	$V_{IN} = V_{MAX}$		1.2		Α
Load regulation	0 < I _O < I _{MAX}			20	mV
Transient load regulation (3)	$I_O = 10$ mA to $(I_{MAX}/3) + 10$ mA, maximum slew rate is $I_{MAX}/3/100$ ns	– 65		50	mV
Line regulation				10	mV
Transient line regulation	300 mV _{PP} ac input, 10-µs rise and fall time			10	mV
Output pulldown resistance	In OFF mode		500	700	Ω
Start-up time			0.25	1	ms
Recovery time	From sleep to on with constant load		25	100	μs
Slew rate (rising or falling) (4)		4	8	16	mV/μs
0	Active (PWM and PSM)	-10		10	mV
Output ripple	Sleep (PFM)	-2%		2%	
Current limit for PWM/PSM mode switch. PSM is below this limit, and PWM is above this limit.	Active mode	150		200	mA
Overshoot	Softstart			5%	

Accuracy includes all variations (line and load regulations, line and load transients, temperature, and process).

⁽²⁾ VBAT = 3.8 V, VDD1 = 1.3 V, Fs = 3.2 MHz, L = 1 μ H, L_{DCR} = 100 m Ω , C = 10 μ F, ESR = 10 m Ω (3) Output voltage must be able to discharge the load current completely and settle to its final value within 100 μ s.

Load current varies proportional to the output voltage. The slew rate is for increasing and decreasing voltages and the load current is 1.1



4.11 VIO DC-DC Converter

PARAMETER	COMMENTS	MIN	TYP	MAX	UNIT
Input voltage range		2.7	3.6	4.5	V
Output voltage ⁽¹⁾			1.8 1.85		V
	DC accuracy only	-3%		3%	
Output accuracy	Including all variations (line and load regulations, line and load transients, temperature, and process)	-4%		4%	
Switching frequency			3.2		MHz
	I _O = 10 mA, sleep		85%		
Conversion efficiency (2)	100 mA < I _O < 400 mA		85%		
	400 mA < I _O < 600 mA		80%		
Outside sussession	On mode			700	mA
Output current	Sleep mode			10	mA
	Off at 30°C			1	
Ground current (I _Q)	Sleep, unloaded		30	50	μΑ
	Active, unloaded, not switching			300	
Load regulation	0 < I _O < I _{MAX}			20	mV
Line regulation				10	mV
Transient load regulation	$I_O = 10$ mA to $(I_{MAX}/3) + 10$ mA, maximum slew rate is $I_{MAX}/3/100$ ns	-65		50	mV
Transient line regulation	300 mV _{PP} ac input, 10-µs rise and fall time			10	mV
Start-up time			0.25	1	ms
Recovery time	From sleep to on with constant load		< 10	100	μs
Slew rate (rising or falling)		4	8	16	mV/μs
Outrout visuals	Active (PWM and PSM)	-10		10	mV
Output ripple	Sleep (PFM)	-2%		2%	
Current limit for PWM/PSM mode switch. PSM is below this limit, and PWM is above this limit.	Active mode	150		200	mA
Overshoot	Softstart			5%	
Output pulldown resistance	In Off mode		500	700	Ω

This voltage is tuned according to the platform and transient requirements. VBAT = 3.8 V, VIO = 1.8 V, Fs = 3.2 MHz, L = 1 μ H, LDCR = 100 m Ω , C = 10 μ F, ESR = 10 m Ω



4.12 VMMC1 Low Dropout Regulator

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage		2.7	3.6	5.5	V
V _{OUT}	Output voltage including all variations (line and load regulations, line and load transients, temperature, and process)		1.7945 2.7645 2.91 3.0555	1.85 2.85 3.0 3.15	1.9055 2.9355 3.09 3.2445	V
I _{OUT}	Rated output current	On mode Low-power mode			220 5	mA
	DC load regulation	On mode: 0 < I _O < I _{MAX}			20	mV
	DC line regulation	On mode, $V_{IN} = V_{INmin}$ to V_{INmax} at $I_{OUT} = I_{OUTmax}$			3	mV
	Turn-on time	$I_{OUT} = 0$, $C_L = 1 \mu F$ (within 10% of V_{OUT})			100	μѕ
	Wake-up time	Full load capability			10	μs
		f < 10 kHz	50			
	Dipple rejection	10 kHz < f < 100 kHz	40			dB
	Ripple rejection	f = 1 MHz	25			uБ
		$V_{IN} = V_{OUT} + 1 V$, $I_O = I_{MAX}$				
		On mode, I _{OUT} = 0			70	
		On mode, $I_{OUT} = I_{OUTmax}$			290	
	Ground current	Low-power mode, $I_{OUT} = 0$			17	μΑ
		Low-power mode, $I_{OUT} = 5 \text{ mA}$			20	
		Off mode at 55°C			1	
V_{DO}	Dropout voltage ⁽¹⁾	On mode, $I_{OUT} = I_{OUTmax}$			250	mV
	Transient load regulation (2)	I _{LOAD} : I _{MIN} – I _{MAX} Slew: 40 mA/µs	-40		40	mV
	Transient line regulation	V _{IN} drops 500 mV Slew: 40 mV/µs			10	mV
	Overshoot	Softstart			3%	
	Pulldown resistance	Default in off mode	250	320	450	Ω

20

For nominal output voltage
Transient load regulation is always included in the overall accuracy of the selected output voltage option. For voltage levels that have a tighter output voltage specification than the transient load regulation, follow the output voltage specification.



4.13 VDAC Low Dropout Regulator

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage		2.7	3.6	4.5	V
V _{OUT}	Output voltage including all variations (line and load regulations, line and load transients, temperature, and process)		1.164 1.261 1.746	12 1.3 1.8	1.236 1.339 1.854	V
I _{OUT}	Rated output current	On mode Low-power mode			70 5	mA
	DC load regulation	On mode: 0 < I _O < I _{MAX}			20	mV
	DC line regulation	On mode, $V_{IN} = V_{INmin}$ to V_{INmax} at $I_{OUT} = I_{OUTmax}$			3	mV
	Turn-on time	I_{OUT} = 0, C_L = 1 μF (within 10% of V_{OUT})			100	μs
	Wake-up time	Full load capability			10	μs
	Ripple rejection	f < 20 kHz 20 kHz < f < 100 kHz f = 1 MHz	65 45 40			dB
		$V_{IN} = V_{OUT} + 1 \text{ V}, I_O = I_{MAX}$				
	Output noise	200 Hz < f < 5 kHz 5 kHz < f < 400 kHz 400 kHz < f < 10 MHz			400 125 50	nV/√Hz
	Ground current	On mode, $I_{OUT} = 0$ On mode, $I_{OUT} = I_{OUTmax}$ Low-power mode, $I_{OUT} = 0$ Low-power mode, $I_{OUT} = 1$ mA			150 350 15 25	μА
V _{DO}	Dropout voltage ⁽¹⁾	On mode, I _{OUT} = I _{OUTmax}			250	mV
-	Transient load regulation (2)	I _{LOAD} : I _{MIN} – I _{MAX} Slew: 60 mA/μs	-40		40	mV
	Transient line regulation	V _{IN} drops 500 mV Slew: 40 mV/µs			10	mV
	Overshoot	Softstart			3%	
	Pull down resistance	Default in off mode	250	320	450	Ω
		= 5.55% 6		U-0		1 -

⁽¹⁾ For nominal output voltage

⁽²⁾ Transient load regulation is always included in the overall accuracy of the selected output voltage option. For voltage levels that have a tighter output voltage specification than the transient load regulation, follow the output voltage specification.



4.14 VAUX2 Low Dropout Regulator

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage		2.7	3.6	4.5	٧
V _{OUT}	Output voltage including all variations (line and load regulations, line and load transients, temperature, and process)		-3%	1.3 1.5 1.7 1.8 1.9 2.0 2.1 2.2 2.3 2.4 2.5 2.8	+3%	V
I _{OUT}	Rated output current	On mode			100	mA
1001	riated output ourient	Low-power mode			5	1117
	DC load regulation	On mode: $0 < I_O < I_{MAX}$			20	mV
	DC line regulation	On mode, $V_{IN} = V_{INmin}$ to V_{INmax} at $I_{OUT} = I_{OUTmax}$			3	mV
	Turn-on time	I_{OUT} = 0, C_L = 1 μF (within 10% of $V_{OUT})$			100	μs
	Wake-up time	Full load capability			10	μs
		f < 10 kHz	50			
	Dinale rejection	10 kHz < f < 100 kHz	40			dB
	Ripple rejection	f = 1 MHz	30			uБ
		$V_{IN} = V_{OUT} + 1 V$, $I_O = I_{MAX}$				
		On mode, I _{OUT} = 0			70	
		On mode, $I_{OUT} = I_{OUTmax}$			170	
	Ground current	Low-power mode, $I_{OUT} = 0$			17	μΑ
		Low-power mode, I _{OUT} = 5 mA			20	
		Off mode at 55°C			1	
V_{DO}	Dropout voltage ⁽¹⁾	On mode, I _{OUT} = I _{OUTmax}			250	mV
	Transient load regulation (2)	I _{LOAD} : I _{MIN} – I _{MAX}	40		40	m\/
	ransient load regulation -	Slew: 40 mA/µs	-4 0		40	mV
	Transient line regulation	V _{IN} drops 500 mV			10	m\/
	Transient line regulation	Slew: 40 mV/µs			10	mV
	Overshoot	Softstart			3%	
	Dulldown registeres	Default in off mode	250	320	450	Ω
	Pulldown resistance	Configurable as HighZ in off mode	100			ΜΩ

For nominal output voltage
Transient load regulation is always included in the overall accuracy of the selected output voltage option. For voltage levels that have a tighter output voltage specification than the transient load regulation, follow the output voltage specification.



4.15 VPLL1 Low Dropout Regulator

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage		2.7	3.6	4.5	V
Output voltage including all		0.97	1.0	1.03	
variations (line and load		1.164	1.2	1.236	.,
		1.261	1.3	1.339	V
process)		1.746	1.8	1.854	
Dated autout august	On mode			40	A
Hated output current	Low-power mode			5	mA
DC load regulation	On mode: 0 < I _O < I _{MAX}			20	mV
DC line regulation	On mode, $V_{IN} = V_{INmin}$ to V_{INmax} at $I_{OUT} = I_{OUTmax}$			3	mV
Turn-on time	I_{OUT} = 0, C_L = 1 μF (within 10% of V_{OUT})			100	μs
Wake-up time	Full load capability			10	μs
	f < 10 kHz	50			
Discribe and action	10 kHz < f < 100 kHz	40			٩D
Ripple rejection	f = 1 MHz	30			dB
	$V_{IN} = V_{OUT} + 1 V$, $I_O = I_{MAX}$				
	On mode, I _{OUT} = 0			70	
	On mode, $I_{OUT} = I_{OUTmax}$			110	
Ground current	Low-power mode, $I_{OUT} = 0$			15	μΑ
	Low-power mode, $I_{OUT} = 1 \text{ mA}$			16	
	Off mode at 55°C			1	
Dropout voltage (1)	On mode, $I_{OUT} = I_{OUTmax}$			250	mV
Transient load regulation (2)	I _{LOAD} : I _{MIN} – I _{MAX} Slew: 60 mA/µs	-40		40	mV
	V _{IN} drops 500 mV				.,
ransient line regulation	Slew: 40 mV/µs			10	mV
Overshoot	Softstart			3%	
Pulldown resistance	Default in off mode	250	320	450	Ω
	Input voltage Output voltage including all variations (line and load regulations, line and load transients, temperature, and process) Rated output current DC load regulation Turn-on time Wake-up time Ripple rejection Ground current Dropout voltage (1) Transient load regulation Overshoot	Input voltage Output voltage including all variations (line and load regulations, line and load transients, temperature, and process) On mode Low-power mode DC load regulation On mode: 0 < I _O < I _{MAX} On mode, V _{IN} = V _{INmin} to V _{INmax} at I _{OUT} = I _{OUTmax} I _{OUT} = 0, C _L = 1 μF (within 10% of V _{OUT}) Wake-up time Full load capability f < 10 kHz 10 kHz 10 kHz 10 kHz 11 kHz 10 kHz 1	Input voltage 2.7	Input voltage	Input voltage

⁽¹⁾ For nominal output voltage

 ⁽²⁾ Transient load regulation is always included in the overall accuracy of the selected output voltage option. For voltage levels that have a tighter output voltage specification than the transient load regulation, follow the output voltage specification.



4.16 Internal LDOs

Internal LDOs (except USBCP, which is a boost) are described in following table.

NAME	USAGE	TYPE	VOLTAGE RANGE (V)	DEFAULT VOLTAGE (V)	MAXIMUM CURRENT
VINTANA1	Internal	LDO	1.5	1.5	50 mA
VINTANA2	Internal	LDO	2.5, 2.75	2.75	250 mA
VINTDIG	Internal	LDO	1.5	1.5	100 mA
USBCP	Internal	Charge pump	5	5	100 mA
VUSB1V5	Internal	LDO	1.5	1.5	30 mA
VUSB1V8	Internal	LDO	1.8	1.8	30 mA
VUSB3V1	Internal	LDO	3.1	3.1	14 mA
VRRTC	Internal	LDO	1.5	1.5	30 mA
VBRTC	Internal	LDO	1.3	1.3	100 μΑ

4.17 Voltage References

PARAMETER	TEST CONDITONS	MIN	TYP	MAX	UNIT
Internal bandgap reference voltage	On mode, measured through TESTV terminal	1.272	1.285	1.298	V
Reference voltage (V _{REF} terminal)	On mode	0.7425	0.75	0.7575	V
Retention mode reference	On mode	0.492	0.5	0.508	V
I _{REF} NMOS sink		0.9	1.0	1.1	μΑ
	Bandgap			25	
	I _{REF} block			20	
Ground current	Preregulator			15	μΑ
	V _{REF} buffer			10	
	Retention reference buffer			10	
Output spot noise	100 Hz			1	μV/√Hz
A-weighted noise (rms)			200		nV (rms)
P-weighted noise (rms)			150		nV (rms)
Integrated noise	20 Hz to 100 kHz		2.2		μV
I _{BIAS} trim bit LSB				0.1	μΑ
Ripple rejection	< 1 MHz from VBAT	60			dB
Start-up time				1	ms

4.18 Battery Threshold Levels⁽¹⁾

PARAMETER	TEST CONDITIONS	MIN	TYP	МАХ	UNIT
Main battery charged threshold VMBCH	Measured on VBAT terminal	3.14	3.2	3.3	V
Main battery low threshold VMBLO	Measured on VBAT terminal (monitored on terminal ONNOFF)	2.55	2.7	2.8	V
Main battery high threshold VMBHI	Measured on terminal VBAT	2.5	2.65	3.0	V
Batteries not present	Measured on terminal VBAT	1.6	1.8	2.6	V
threshold VBNPR	Measured on terminal VBAT in slave mode	1.95	2.1	2.6	V

⁽¹⁾ Backup ball must always be tied to ground.



4.19 Power Consumption

The typical power consumption is obtained in the nominal operating conditions and with the TPS65921 standalone.

МС	DDE	DESCRIPTION	TYPICAL CONSUMPTION	
C021 boot mode	WAIT-ON	The phone is apparently off for the user, a main battery is present and well-charged. The RTC registers, registers in backup domain are maintained. The wakeup capabilities (like the PWRON button) are available.	VBAT = 3.8 V and Quartz present	64 μA × 3.8 V = 243.2 μW
	ACTIVE No Load HFCLK = 26 MHz	Subsystem is powered by the main battery. All supplies are enabled with no external		$(2995 + 433) \mu A \times 3.8 V = 13026 \mu W$
	ACTIVE No Load HFCLK = 38.4 MHz	load, internal reset is released, and the associated processor is running. USB interrupt handler consumes 433 μA (typ).	VBAT = 3.8 V	(3879 + 433) μA × 3.8 V = 16386 μW
	SLEEP No Load	The main battery powers subsystem. Selected supplies are enabled but in low- consumption mode and associated processor is in low-power mode.	VBAT = 3.8 V	492 μA × 3.8 V = 1870 μW

4.20 USB Charge Pump

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage	On mode: V _{IN} = VBAT	2.7	3.6	4.5	V
Vo	Output voltage		4.625	5.0	5.25	V
1	Rated output current	VBAT > 3 V at VBUS	0		100	m 1
I _{load}		2.7 V < VBAT < 3 V, at VBUS	0		50	mA
	Efficiency	I _{LOAD} = 100 mA, VBAT = 3.6 V		55%		
	Setting time	I _{LOADmax/2} to I _{LOADmax} in 5 μs		100	400	μs
	Start-up time				3	ms
	Short-circuit limitation current		250	350	450	mA
	DC load regulation	I _{LOADmin} to I _{LOADmax}		250	500	mV
	DC line regulation	3.0 V to VBAT _{max}		250 350	350	m\/
	DC line regulation	I _{LOAD} = 100 mA			350	mV
		I _{VBUS_5Vmax/2} - IVBUS_5Vmax		200	250	
	Transient load regulation	50 μs, C = 2 × 4.7 μF		300 350 350	350	mV
		0 – I _{VBUS_5Vmax/2} , 50 μs, C = 2 × 4.7 μF			350	
	Transient line regulation	VBAT _{min} to VBAT _{max} in 50 μ s, C = 2 × 4.7 μ F		300	350	mV



4.21 Hot-Die Detection and Thermal Shutdown

PARAMETER	THRESHOLD (NOMINAL) ⁽¹⁾
Thermal hot-die selection THERM_HDSEL[1:0]	Threshold (nominal) ⁽¹⁾
00 (1st hat die threehold)	Rising temp: 120°C
00 (1st hot-die threshold)	Falling temp: 111°C
01 (2nd bot die threehold)	Rising temp: 130°C
01 (2nd hot-die threshold)	Falling temp: 121°C
10 (3rd hot-die threshold)	Rising temp: 140°C
To (Sid flot-die tillesfloid)	Falling temp: 131°C
11 (4th hot-die threshold)	Not used
Thermal shutdown enable	Threshold (nominal) ⁽¹⁾ - Rising temp: 150°C
mermai shutdown enable	Threshold (nominal) (1) - Falling temp: 140°C

⁽¹⁾ The minimum/maximum range is ±5%

4.22 USB

4.22.1 LS/FS Single-Ended Receivers

	PARAMETER	COMMENTS	MIN	TYP	MAX	UNIT					
	USB Single-Ended Receivers										
Skew between VP and VM	SKWVP_VM	Driver outputs unloaded	-2	0	2	ns					
Single-ended hysteresis	V _{SE_HYS}		50			mV					
High (driven)	V _{IH}		2			V					
Low	V _{IL}				0.8	V					
Switching threshold	V _{TH}		0.8		2	V					

4.22.2 LS/FS Differential Receiver

PARAMETER		COMMENTS	MIN	TYP	MAX	UNIT
Differential input sensitivity	VDI	Ref. USB2.0	200			mV
Differential common mode range	VCM	Ref. USB2.0	8.0		2.5	٧

4.22.3 LS/FS Transmitter

PARAMETER		COMMENTS	MIN	TYP	MAX	UNIT
Low	VOL	Ref. USB2.0	0		300	mV
High (driven)	VOH	Ref. USB2.0	2.8		3.6	V
Output signal crossover voltage	VCRS	Ref. USB2.0, covered by eye diagram	1.3		2.0	٧
Rise time	TFR		75		300	ns
Fall time	TFF	Ref. USB2.0, covered by eye	75		300	ns
Differential rise and fall time matching	TFRFM	diagram	80%		125%	
Low-speed data rate	TFDRATE	Ref. USB2.0, covered by eye diagram	1.4775		1.5225	Mbps
Source jitter total (including frequency tolerance):						
- To next transition	TDJ1	Ref. USB2.0, covered by eye diagram	-25		25	ns
- For paired transitions	TDJ2		-10		10	

Specifications



PARAMETER		COMMENTS	MIN	TYP	MAX	UNIT
Source SE0 interval of EOP	TFEOPT	Ref. USB2.0, covered by eye diagram	1.25		1.5	μs
Downstream eye diagram		Ref. USB2.0, covered by eye diagram				
Differential common mode range	VCM	Ref. USB2.0	0.8		2.5	V

4.22.4 FS Transmitter

PARAMETER		COMMENTS	MIN	TYP	MAX	UNIT	
Low	VOL	Ref. USB2.0	0		300	mV	
High (driven)	VOH	Ref. USB2.0	2.8		3.6	V	
Output signal crossover voltage	VCRS	Ref. USB2.0, covered by eye diagram	1.3		2.0	V	
Rise time	TFR	Ref. USB2.0	4		20	ns	
Fall time	TFF	Ref. USB2.0	4		20	ns	
Differential rise and fall time matching	TFRFM	Ref. USB2.0, covered by eye diagram	90%		111.11%		
Driver output resistance	ZDRV	Ref. USB2.0	28		44	Ω	
Full-speed data rate	TFDRATE	Ref. USB2.0, covered by eye diagram	11.97		12.03	Mbps	
Source jitter total (including frequency tolerance):							
- To next transition	TDJ1	Ref. USB2.0, covered by eye diagram	-2		2	ns	
- For paired transitions	TDJ2		-1		1		
Source SE0 interval of EOP	TFEOPT	Ref. USB2.0, covered by eye diagram	160		175	ns	
Downstream eye diagram		Ref. USB2.0, covered by eye diagram					
Upstream eye diagram			·			·	

4.22.5 HS Differential Receiver

PARAMETER		COMMENTS	MIN	TYP	MAX	UNIT
High-speed squelch detection threshold (differential signal amplitude)	VHSSQ	Ref. USB2.0	100		150	mV
High-speed disconnect detection threshold (differential signal amplitude)	VHSDSC	Ref. USB2.0	525		625	V
High-speed differential input signaling levels		Ref. USB2.0, specified by eye pattern templates				mV
High-speed data signaling common mode voltage range (guidelines for receiver)	VHSCM	Ref. USB2.0	-50		600	mV
Receiver jitter tolerance		Ref. USB2.0, specified by eye pattern templates			150	ps



4.22.6 HS Transmitter

PARAMETER	?	COMMENTS	MIN	TYP	MAX	UNIT
High-speed idle level	VHSOI	Ref. USB2.0	-10		10	mV
High-speed data signaling high	VHSOH	Ref. USB2.0	360		440	mV
High-speed data signaling low	VHSOL	Ref. USB2.0	-10		10	mV
Chirp J level (differential voltage)	VCHIRPJ	Ref. USB2.0	700		1100	mV
Chirp K level (differential voltage)	VCHIRPK	Ref. USB2.0	-825		-500	mV
Rise Time (10% – 90%)	THSR	Ref. USB2.0, covered by eye diagram	500			
Fall time (10% – 90%)	THSR	Ref. USB2.0, covered by eye diagram	500			
Driver output resistance (which also serves as high- speed termination)	ZHSDRV	Ref. USB2.0	40.5		49.5	Ω
High-speed data range	THSDRAT	Ref. USB2.0, covered by eye diagram	479.76		480.24	Mbps
Data source jitter		Ref. USB2.0, covered by eye diagram				
Downstream eye diagram		Ref. USB2.0, covered by eye diagram				
Upstream eye diagram		Ref. USB2.0, covered by eye diagram				

4.22.7 UART Transceiver

	P.	ARAMETER			MIN	MAX		UNIT
t _{PH_DP_CON}	Phon	e D+ connect time		100				ms
t _{PH_DISC_DET}	Phon	e D+ disconnect ti	me		150			ms
f _{UART_DFLT}	Defa	ult UART signaling	rate (typical rate)			9600		bps
P.A	RAMETE	R	COMMENTS	S	MIN	TYP	MAX	UNIT
			UART Transm	nitter CEA	-2011			
Phone UART edge	rates	t _{PH UART EDGE}	DP_PULLDOWN as	serted			1	ms
Serial interface out	put high	V _{OH_SER}	ISOURCE = 4 mA		2.4	3.3	3.6	V
Serial interface out	put low	V _{OL_SER}	ISINK = -4 mA		0	0.1	0.4	V
			UART Recei	ver CEA-2	2011			
Serial interface inp	ut high	V _{IH_SER}	DP_PULLDOWN as	serted	2.0			V
Serial interface inp	ut low	V _{IL_SER}	DP_PULLDOWN asserted				0.8	V
Switching threshold	t	V _{TH}			0.8		2.0	V



4.22.8 Pullup/Pulldown Resistors

PARAMETER		COMMENTS	MIN	TYP	MAX	UNIT
		Pullup Resistors	•	•	•	
Bus pullup resistor on upstream port (idle bus)	R _{PUI}	Bus idle	0.9	1.1	1.575	kΩ
Bus pullup resistor on upstream port (receiving)	R _{PUA}	Bus driven/driver's outputs unloaded 1.425 2.2		2.2	3.09	K12
High (floating)	V _{IHZ}	Pullups/pulldowns on both DP and DM lines			3.6	V
Phone D+ pullup voltage	V _{PH_DP_UP}	Driver's outputs unloaded	3.0	3.3	3.6	V
	·	Pulldown Resistors	S			
Phone D+/- pulldown	R _{PH_DP_DWN}	Driver's outputs unloaded	14.25	18	24.8	kΩ
	R _{PH_DM_DWN}	Driver's outputs unloaded	14.25	10	24.0	KS2
High (floating)	V _{IHZ}	Pullups/pulldowns on both DP and DM lines	2.7		3.6	V
		D+/- Data line				
Upstream facing port	C _{INUB}	[1.0]		22	75	pF
On-the-go device leakage	V _{OTG_DATA_LKG}	[2]			0.342	V
Input impedance exclusive of pullup/pulldown	Z _{INP}	Driver's outputs unloaded	300			kΩ

4.22.9 OTG VBUS

PARAMETER		COMMENTS	MIN	TYP	MAX	UNIT
		VBUS Wakeup Compa	arator	-	+	•
VBUS wake-up delay	DEL _{VBUS_WK_}				15	μs
		VBUS Comparato	rs	-		
A-device session valid	V _{A_SESS_VLD}		0.8	1.1	1.4	V
A-device V _{BUS} valid	V _{A_VBUS_VLD}		4.4	4.5	4.625	V
B-device session end	V _{B_SESS_END}		0.2	0.5	8.0	V
B-device session valid	$V_{B_SESS_VLD}$		2.1	2.4	2.7	V
		VBUS Line				
A-device VBUS input impedance to ground	R _{A_BUS_IN}	SRP (VBUS pulsing) capable A-device not driving VBUS	13.77		100	kΩ
B-device VBUS SRP pulldown	R _{B_SRP_DWN}	5.25 V / 8 mA, pullup voltage = 3 V	0.656	10		kΩ
B-device VBUS SRP pullup	R _{B_SRP_UP}	(5.25 V - 3 V) / 8 mA, pullup voltage = 3 V	0.85	1.3	1.75	kΩ
B-device VBUS SRP rise time maximum for OTG-A communication	t _{RISE_SRP_UP_}	0 to 2.1 V with < 13 μF load			34	ms
B-device VBUS SRP rise time minimum for standard host connection	t _{RISE_SRP_UP_}	0.8 to 2.0 V with > 97 μF load	46			ms

4.22.10 OTG ID

PARAMETI	PARAMETER		MIN	TYP	MAX	UNIT		
VBUS Wakeup Comparator								
ID wake-up comparator	R _{ID_WK_UP}	Wakeup when ID shorted to ground.	30		100	kΩ		
	ID C	omparators — ID External Resi	stors Specific	ations				
ID ground comparator	R _{ID_GND}	ID_GND interrupt	4	20	25	kΩ		
ID Float comparator	R _{ID_FLOAT}	ID_FLOAT interrupt	200		500	kΩ		
ID Line								



PARAMETER		COMMENTS	MIN	TYP	MAX	UNIT
Phone I _D pullup to V _{PH_ID_UP}	R _{PH_ID_UP}	ID unloaded (VRUSB)	70	90	286	kΩ
Phone I _D pullup voltage	$V_{PH_ID_UP}$	Connected to VRUSB	2.5		3.2	V
ID line maximum voltage					5.25	V

4.22.11 USB Charger Detection

USB Charger Detection Debounce Time										
REQUIREMENT	PARAMETER	NB CLOCK	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
Minimum 10 ms	DEBVBUS_TIME	448	ACTIVE/SLEEP mode	13.7		13.7	ms			
Minimum 20 ms	DEBUSBCHG_TIM E	896	ACTIVE/SLEEP mode	27.3		27.3	ms			

Table 4-4. Voltages

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNIT	REF
Logic Threshold	V_{LGC}		8.0	2.0	V	1.4.4
D+ Source Voltage	V _{DP_SRC}	Output current > 250 μA	0.5	0.675	V	
Data Detect Voltage	V_{DAT_REF}		0.25	0.4	V	
Data Line Leakage Voltage	V _{DAT_LKG}		0	3.6	V	3.9

Table 4-5. Currents

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNIT	REF
Portable Device Current from Charging Host Port during chirp	I _{DEV_HCHG_CHRP}			710	mA	3.6.2
Data Contact Detect Current Source	I _{DP_SRC}		7	13	μΑ	
D- Sink Current	I _{DM_SINK}		50	150	μΑ	

Table 4-6. Resistances

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNIT
D+ pulldown resistance	R _{DP_DWN}		14.25	24.8	kΩ
D- pulldown resistance	R _{DM DWN}		14.25	24.8	kΩ

Table 4-7. USB Charger Detection (Wait and Debounce Timing)

	USB Cha	arger Detec	tion (Wait and Debounce	Timing)			
Requirement	PARAMETER	NB CLOCK	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Minimum 200 us	D+ Current source on- time TIDP_SRC_ON	8	ACTIVE/SLEEP mode ⁽¹⁾	244.1		244.1	μs
Minimum 40 ms	D+ Voltage source on- time TVDP_SRC_ON	1792	ACTIVE/SLEEP mode ⁽¹⁾	54.7		54.7	ms
Minimum 40 ms	D+ Voltage source off to high current TVDP_SRC_HICRNT	1792	ACTIVE/SLEEP mode ⁽¹⁾	54.7		54.7	ms
Minimum 2 s	DATA_CONTACT_DET ECT Timeout TDCD_TIMEOUT	89600	ACTIVE/SLEEP mode ⁽¹⁾	2.73		2.73	S

(1) Note: LS Device mode not supported



4.23 MADC

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			10		Bit
Input dynamic range for external input ADCIN0		0		1.5	V
MADC voltage reference			1.5		V
Differential nonlinearity		-1		1	LSB
Integral nonlinearity	Best fitting	-2		2	LSB
Offset	Best fitting	-28.5		28.5	mV
Input bias			1		μΑ
Input capacitor CBANK				10	pF
Input current leakage				1	μΑ

4.23.1 MADC Analog Input Range and Prescaler Ratio

MADC CHANNEL	INT/EXT		PUT RANGE V)			PRESCALER	
		MAINI	MAY	OUTPUT	RANGE (V)	DIVIDER	NOTE
		MIN	MAX	MIN	MAX	RATIO	Not used Not used Prescaler in USB subchip. Rdivider = $(6 \times 2.76 \text{ k}\Omega)/(28 \times 2.76 \text{ k}\Omega)$ (typ) (2) Not used
ADCIN0: General- purpose input (1)	External	0.0	1.5	N/A	N/A	1	No prescaler
ADCIN1:7 Reserved	Internal	N/A	N/A	N/A	N/A	N/A	Not used
ADCIN8: VBUS Voltage (VBUS)	Internal						
		0.0	6.5	0.0	1.5	3/14	$k\Omega$)/(28 × 2.76 $k\Omega$)
ADCIN9: Reserved	Internal						Not used
ADCIN10:11 Reserved	Internal	N/A	N/A	N/A	N/A	N/A	
ADCIN12: Main battery	Internal						Prescaler integrated
voltage (VBAT)		2.7	4.7	0.675	1.175	0.25	Rdivider = $9.85 \text{ k}\Omega/(4 \times 9.85 \text{ k}\Omega) \text{ (typ)}^{(3)}$
ADCIN13:15 Reserved	Internal	N/A	N/A	N/A	N/A	N/A	

General-purpose input has to be tied to ground when TPS65921 internal power supply (VINTANA1) is off.

The table below summarizes the sequence conversion timing characteristics. Figure 4-5 shows one conversion sequence general timing diagram.

Tolerance for resistors-type (PL_VHSR): ±19% Tolerance for resistors-type (PL_HR): ±12%



Table 4-8. Sequence Conversion Timing Characteristics

PARAMETER	COMMENTS	MIN	TYP	MAX	UNIT	
F	Running frequency		1		MHz	
T = 1/F	Clock period		1		μs	
N	Number of analog inputs to convert in a single sequence	0		16		
Tstart	SW1, SW2, or USB asynchronous request or real-time STARTADC request	3		4	μs	
Tsettling time	Settling time to wait before sampling a stable analog input (capacitor bank charge time)					
	Tsettling is calculated from the max((Rs + Ron)*Cbank) of all possible input sources (internal or external). Ron is the resistance of the selection analog input switches (5 k Ω). This time is software programmable by OCP register; default value is 12 μ s.	5	12	260	μs	
Tstartsar	The successive approximation registers ADC start time		1		μs	
Tadc time	The successive approximation registers ADC conversion time		10		μs	
Tcapture time	Tcapture time is the conversion result capture time.		2		μs	
Tstop		1		2	μs	
Full Conversion	Only one channel (N = 1) (1)	22		39		
Sequence Time	All channels ⁽²⁾	352		624	μs	
Conversion Sequence Time	Without Tstart and Tstop: Only one channel $(N = 1)^{(1)}$	18		33	μs	
	Without Tstart and Tstop: All channels (1)	288		528	F-5	
STARTADC pulse duration	STARTADC period is T	0.33			μs	

 ⁽¹⁾ General-purpose input ADCIN0 must be tied to ground when TPS65921 internal power supplies (VINTANA1) is off.
 (2) Total Sequence Conversion Time General Formula: Tstart + N x (1 + Tsettling + Tadc + Tcapture) + Tstop.

32



This table is illustrated in Figure 4-5. The Busy parameter indicates that a conversion sequence is running, and the channel N result register parameter corresponds to the result register of RT/GP selected channel.




Figure 4-5. One Conversion Sequence General Timing Diagram

4.23.2 MADC Power Consumption

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power on consumption	Running frequency f = 1 MHz		1 (1)		mA
Power down consumption			1		μΑ

⁽¹⁾ The consumption is given in stand-alone mode.

4.24 TPS65921 Interface Target Frequencies

Table below assumes testing over the recommended operating conditions.

I/O INTERFACE	INTERFAC	E DESIGNATION	TARGET FREQUENCY
			1.5 V
SmartReflex I2C		Slave high-speed mode	3.6 Mbps
General-purpose I2C	I ² C Interface	Slave fast-speed mode	400 kbps
		Slave standard mode	100 kbps
		High speed	480 Mbps
USB	USB	Full speed	12 Mbps
		Low speed	1.5 Mbps
	Real/View® ICE tool		30 MHz
JTAG	XDS560 and XDS510 tools		30 MHz
	Lauterbach™ tool		30 MHz



4.24.1 FC Timing

The TPS65921 provides two I^2C HS slave interfaces (one for general-purpose and one for SmartReflex). These interfaces support the standard mode (100 kbps), fast mode (400 kbps), and HS mode (3.5 Mbps). The general-purpose I^2C module embeds four different slave hard-coded addresses (ID1 = 48h, ID2 = 49h, ID3 = 4Ah, and ID4 = 4Bh). The SmartReflex I^2C module uses one slave hard-coded address (ID5). The master mode is not supported.

Table 4-9 and Table 4-10 assume testing over the recommended operating conditions.




Figure 4-6. I²C Interface—Transmit and Receive in Slave Mode

34



Table 4-9. I²C Interface Timing Requirements⁽¹⁾⁽²⁾

NO.		PARAMETER	MIN	MAX	UNIT
	•	Slave High-Speed Mod	le		•
13	t _{su(SDA-SCLH)}	Setup time, SDA valid to SCL high	10		ns
14	t _{h(SCLL-SDA)}	Hold time, SDA valid from SCL low	0	70	ns
17	t _{su(SCLH-SDAL)}	Setup time, SCL high to SDA low	160		ns
18	t _{h(SDAL-SCLL)}	Hold time, SCL low from SDA low	160		ns
19	t _{su(SDAH-SCLH)}	Setup time, SDA high to SCL high	160		ns
		Slave Fast-Speed Mod	е	•	
13	t _{su(SDA-SCLH)}	Setup time, SDA valid to SCL high	100		ns
14	t _{h(SCLL-SDA)}	Hold time, SDA valid from SCL low	0	0.9	μs
17	t _{su(SCLH-SDAL)}	Setup time, SCL high to SDA low	0.6		μs
18	t _{h(SDAL-SCLL)}	Hold time, SCL low from SDA low	0.6		μs
19	t _{su(SDAH-SCLH)}	Setup time, SDA high to SCL high	0.6		μs
		Slave Standard Mode		•	
13	t _{su(SDA-SCLH)}	Setup time, SDA valid to SCL high	250		ns
14	t _{h(SCLL-SDA)}	Hold time, SDA valid from SCL low	0		ns
17	t _{su(SCLH-SDAL)}	Setup time, SCL high to SDA low	4.7		μs
18	t _{h(SDAL-SCLL)}	Hold time, SCL low from SDA low	4		μs
19	t _{su(SDAH-SCLH)}	Setup time, SDA high to SCL high	4		μs

The input timing requirements are given by considering a rising or falling time of: 80 ns in high-speed mode (3.4 Mbits/s) 300 ns in fast-speed mode (400 Kbits/s) 1000 ns in standard mode (100 Kbits/s)

Table 4-10. I²C Interface Switching Requirements⁽¹⁾⁽²⁾

NO.		PARAMETER	MIN	MAX	UNIT
		Slave High-speed N	Mode		
l1	t _{w(SCLL)}	Pulse duration, SCL low	160		ns
12	t _{w(SCLH)}	Pulse duration, SCL high	60		ns
		Slave Fast-speed M	Node		
I1	t _{w(SCLL)}	Pulse duration, SCL low	1.3		μs
12	t _{w(SCLH)}	Pulse duration, SCL high	0.6		μs
		Slave Standard M	ode		
I1	t _{w(SCLL)}	Pulse duration, SCL low	4.7		μs
12	t _{w(SCLH)}	Pulse duration, SCL high	4		μs

⁽¹⁾ The capacitive load is equivalent to:
100 pF in high-speed mode (3.4 Mbits/s)
400 pF in fast-speed mode (400 Kbits/s)
400 pF in standard mode (100 Kbits/s)
(2) SDA is equal to I2C.SR.SDA or I2C.CNTL.SDA
SCL is equal to I2C.SR.SCL or I2C.CNTL.SCL

SDA is equal to I2C.SR.SDA or I2C.CNTL.SDA SCL is equal to I2C.SR.SCL or I2C.CNTL.SCL

4.25 JTAG Interfaces

Table 4-11 and Table 4-12 assume testing over the recommended operating conditions.




Figure 4-7. JTAG Interface Timing

The input timing requirements are given by considering a rising or falling edge of 7 ns.

4.25.1 JTAG Interface Timing Requirements

Table 4-11. JTAG Interface Timing Requirements

NO.		PARAMETER	MIN	MAX	UNIT
		Clock			
JL1	t _{c(TCK)}	Cycle time, JTAG.TCK period	30		ns
JL2	t _{w(TCK)}	Pulse duration, JTAG.TCK high or low ⁽¹⁾	0.48 × P	0.52 × P	ns
		Read Timing			
JL3	t _{su(TDIV-TCKH)}	Setup time, JTAG.TDI valid before JTAG.TCK high	8		ns
JL4	t _{h(TDIV-TCKH)}	Hold time, JTAG.TDI valid after JTAG.TCK high	5		ns
JL5	t _{su(TMSV-TCKH)}	Setup time, JTAG.TMS valid before JTAG.TCK high	8		ns
JL6	t _{h(TMSV-TCKH)}	Hold time, JTAG.TMS valid after JTAG.TCK high	5		ns

⁽¹⁾ P = JTAG.TCK clock period

The capacitive load is equivalent to 35 pF.



4.25.2 JTAG Interface Switching Characteristics

Table 4-12. JTAG Interface Switching Characteristics

NO.		PARAMETER	MIN	MAX	UNIT
		Write Timing		,	
JL7	t _{d(TCK-TDOV))}	Delay time, JTAG, TCK active edge to JTAG.TDO valid	0	14	ns
NO.		PARAMETER	MIN	MAX	UNIT
		Clock			
JL1	t _{c(TCK)}	Cycle time, JTAG.TCK period	30		ns
JL2	t _{w(TCK)}	Pulse duration, JTAG.TCK high or low ⁽¹⁾	0.48 × P	0.52 × P	ns
		Read Timing			
JL3	t _{su(TDIV-TCKH)}	Setup time, JTAG.TDI valid before JTAG.TCK high	8		ns
JL4	t _{h(TDIV-TCKH)}	Hold time, JTAG.TDI valid after JTAG.TCK high	5		ns
JL5	t _{su(TMSV-TCKH)}	Setup time, JTAG.TMS valid before JTAG.TCK high	8		ns
JL6	t _{h(TMSV-TCKH)}	t _{h(TMSV-TCKH)} Hold time, JTAG.TMS valid after JTAG.TCK high			ns

⁽¹⁾ P = JTAG.TCK clock period

4.25.3 Debouncing Time

Debounce times are listed in Table 4-13.

Table 4-13. Debouncing Time

DEBOUNCING FUNCTIONS	BLOCK	PROGRAMMABLE	DEBOUNCING TIME	DEFAULT
Main battery charged threshold (<3.2 V)	Battery monitoring	No	580 µs	580 µs
Main battery low threshold detection (<2.7 V)		No	60 µs	60 µs
Main battery plug detection		No	60 µs	60 µs
Debouncing functions interrupt generation debounce	POWER	No	125.6 µs	125.6 µs
Plug/unplug detection VBUS (1)	USB	Yes	0 to 250 ms (32/32768-second stgif)	30 ms
Plug/unplug detection ID ⁽²⁾	USB	Yes	0 to 250 ms (32/32768-second stgif)	50 ms
Debouncing functions interrupt generation debounce for VBUS and ID ⁽³⁾	POWER	Yes	0 to 233 ms	28 ms
Hot-die detection	Thermistor	No	60 µs	60 µs
Thermal shutdown detection		No	60 µs	60 µs
PWRON ⁽⁴⁾	Start/stop button	No	31.25 ms	31.25 ms
NRESWARM	Button reset	No	60 µs	60 µs
MMC1/2 (plug/unplug)	GPIO	Yes	0 or 28 ms ± 2 ms	0 ms

Programmable in the VBUS_DEBOUNCE register.
Programmable in the ID_DEBOUNCE register.
Programmable in the RESERVED_E[2:0] CFG_VBUSDEB register

The PWRON signal is debounced 1024 x CLK32K (maximum 1026 x CLK32K) falling edge in master mode.



5 Detailed Description

5.1 Functional Block Diagram

Figure 5-1 shows the functional block diagram of the device.




Figure 5-1. Functional Block Diagram



5.2 Clock System

Figure 5-2 shows the TPS65921 clock overview.




Figure 5-2. TPS65921 Clock Overview

The TPS65921 accepts two sources of high-stability clock signals:

- 32KXIN/32KXOUT: on-board 32-kHz crystal oscillator (optionally, an external 32-kHz input clock can be provided)
- HFCLKIN: an external high-frequency clock (19.2, 26, or 38.4 MHz)

The TPS65921 has the capability to provide:

- 32KCLKOUT digital output clock
- · HFCLKOUT digital output clock with the same frequency as HFCLKIN input clock

5.3 32-kHz Oscillator

It is possible to use the 32-kHz input clock with either an external crystal or clock source. There are four configuration, one with the external crystal and three without.

- An external 32.768-kHz crystal connected on the 32KXIN / 32KXOUT balls. This configuration is available for the master mode only.
- A square- or sine-wave input can be applied to the 32KXIN pin with amplitude of 1.85 or 1.8 V. The 32KXOUT pin can be driven to a dc value of the square- or sine-wave amplitude divided by 2. This configuration is recommended if a large load is applied on the 32KXOUT pin.
- A square- or sine-wave input can be applied to the 32KXIN pin with amplitude of 1.85 or 1.8 V. The 32KXOUT pin can be left floating. This configuration is used if no charge is applied on the 32KXOUT pin.
- The oscillator is in bypass mode and a square-wave input can be applied to the 32KXIN pin with amplitude of 1.8 V. The 32KXOUT pin can be left floating. This configuration is used if the oscillator is in bypass mode (default configuration in Slave mode).

Figure 5-3 shows the block diagram for the 32.768-kHz clock output.




Figure 5-3. 32.768-kHz Clock Output Block Diagram

The TPS65921 device has an internal 32.768-kHz oscillator connected to an external 32.768-kHz crystal through the 32KXIN/32KXOUT balls or an external digital 32.768-kHz clock through the 32KXIN input (see Figure 5-3). The TPS65921 device also generates a 32.768-kHz digital clock through the 32KCLKOUT pin and can broadcast it externally to the application processor or any other devices. The 32KCLKOUT clock is broadcast by default in the TPS65921 active mode but can be disabled if it is not used.

The 32.768-kHz clock (or signal) is also used to clock the RTC (real-time clock) embedded in the TPS65921. The RTC is not enabled by default. It is up to the host processor to set the correct date and time and to enable the RTC functionality.

The 32KCLKOUT output buffer can drive several devices (up to 40-pF load). At start-up, the 32.768-kHz output clock (32KCLKOUT) must be stabilized (frequency/duty cycle) prior to the signal output. Depending on the start-up condition, this may delay the start-up sequence.

5.4 Clock Slicer

Figure 5-4 shows the clock slicer block diagram.




Figure 5-4. Clock Slicer Block Diagram



The clock slicer is disabled by default and enabled when the CLKEN pad is high. The slicer transforms the HFCLKIN clock input signal into a squared clock signal used internally by the TPS65921 device and also outputs it for external use. The HFCLKIN input signal can be:

- A sinusoid with peak-to-peak amplitude varying from 0.3 to 1.45 V
- A square clock signal of amplitude 1.85 V maximum. In the case of a square clock signal, the slicer is configured in bypass or power-down mode. If a square-wave input clock is provided, it is recommended to switch the block to bypass mode when possible to avoid loading the clock.

The HFCLKIN input clock frequency must be 19.2, 26, or 38.4 MHz.

Four different modes are programmable by register. By default, the slicer is in high-performance application mode:

- Bypass mode (BP): In BP mode, which overrides all the other modes, the input signal is directly connected to the output through some buffers. The input is a rail-to-rail square wave.
- Power-down mode (PD): During PD mode, the cell does not consume any current if bypass mode is not active.
- Low-power application mode (LP): In LP mode, the input sine wave is converted to a CMOS signal (square wave) with low power consumption.
- High-performance application mode (HP): In HP mode, the input sine wave is converted to a CMOS signal (square wave). It has lower duty cycle degradation and lower input-to-output delay in comparison to the low-power mode, but it consumes more current. The drive of the squaring inverter is increased by connecting additional inverters in parallel. Details can be found in the clock slicer electrical characteristics table.

Figure 5-5 shows the HFCLKIN clock distribution.




Figure 5-5. HFCLKIN Clock Distribution



When a device needs a clock signal other than 32.768 kHz, it makes a clock request and activates the CLKREQ pin. As a result, the TPS65921 device immediately sets CLKEN to 1 to warn the clock provider in the system about the clock request and starts a timer (maximum of 10 ms and uses the 32.768-kHz clock). Once the timer expires, the TPS65921 device opens a gated clock, the timer automatically reloads the defined value and a high-frequency output clock signal is available through the HFCLKOUT pin. The output drive of HFCLKOUT is programmable (low drive (MISC_CFG[CLK_HF_DRV] = 0) maximum load 20 pF, high drive (MISC_CFG[CLK_HF_DRV] = 1) maximum load 30 pF), by default it is programmed to support Low Drive.

CLKREQ, when enabled, has a weak pulldown resistor to support the wired-OR clock request.

Figure 5-6 shows an example of the wired-OR clock request.




Figure 5-6. Example of Wired-OR Clock Request

The timer default value must be the worst case (10 ms) for the clock providers. For legacy or workaround support, the NSLEEP1 signal can also be used as a clock request even if it is not its primary goal. By default, this feature is disabled and must be enabled individually by setting the register bits associated with each signal.



5.5 Power Path

5.5.1 Step-Down Converters

Depending on the system requirements, and also to optimize mean consumption, three operating modes are allowed for each step-down converter:

- · Off/power-down mode: Output voltage is not maintained, and power consumption is null
- Active: DC-DC can deliver its nominal output voltage with a full load current capability.
- Sleep: The nominal output voltage is maintained with low power consumption, but also with a low load-current capability.

The SMPS operates with three modulation schemes:

- Light pulse frequency modulation (PFM)
- Pulse skipping mode (PSM)
- · Continuous pulse-width modulation (PWM)

Each DC-DC converter, all of which have the same electrical characteristics, has an integrated RC oscillator. The use of these RC oscillators is configurable through register bits, and by default the RC oscillator of VDD1 is used for all DC-DC converters.

5.5.2 LDO

The VPLL1 programmable LDO regulator is high-PSRR, low-noise, linear regulator used for the host processor PLL supply.

The VDAC programmable LDO regulator is a high-PSRR, low-noise, linear regulator that powers the host processor dual-video DAC. It is controllable with registers through I²C and can be powered down.

The VMMC1 LDO regulator is a programmable linear voltage converter that powers the MMC slot. It includes a discharge resistor and over-current protection (short circuit). This LDO regulator can also be turned off automatically when the MMC card extraction is detected (through one dedicated GPIO). The VMMC1 LDO can be powered through an independent supply other than the battery; for example, a charge pump. In this case, the input from the VMMC1 LDO can possibly be higher than the battery voltage.

The VAUX2 general-purpose LDO regulator powers the auxiliary devices.

The VRRTC voltage regulator is a programmable, LDO, linear voltage regulator supplying (1.5 V) the embedded RTC (32.768-kHz oscillator) and dedicated I/Os of the digital host counterpart. The VRRTC regulator is also the supply voltage of the power-management digital state-machine. The VRRTC regulator is supplied from the UPR line, switched on by the main battery. The VRRTC output is present as long as a valid energy source is present. The VRRTC line is supplied by an LDO when VBAT > 2.7 V, and a clamp circuit when VBAT < 2.7 V.

The VINTDIG LDO regulator supplies the TPS65921 digital blocks.

To supply the TPS65921 analog blocks, there are two LDOs: VINTANA1 (1.5 V) and VINTANA2 (2.75 V/2.5 V). The 2.5-V setting is selected when the battery voltage falls below 3.0 V.

The VUSB3V1 internal LDO regulator powers the USB PHY, charger detection, and OTG of the USB subchip inside the TPS65921 device.

It can take its power from two possible sources:

- VBAT.USB (only for high battery voltages)
- VBUS (only in low-power mode)

See Charge-pump section for more details.

The USB standard requires data lines to be biased with pullups biased from a > 3.0 V supply, USB PHY cannot directly operate from VBAT.USB for battery voltages lower than 3.3 V.



In such case, VBUS should be supplied by a boosted voltage to ensure enough overhead for USB LDO operation. An internal charge pump (whose output is connected to VBUS) can be used for this purpose.

To select between these two power sources, a power mux is connected to the VUSB3V1 LDO supply.

The VUSB1V8 and VUSB1V5 internal LDO regulators power the USB subchip inside the TPS65921 device.

The short-circuit current for the LDOs and DC-DCs in the TPS65921 device is approximately twice the maximum load current. In certain cases when the output of the block is shorted to ground, the power dissipation can exceed the 1.2 W requirement if no action is taken. A short-circuit protection scheme is included in the TPS65921 device to ensure that if the output of an LDO or DC-DC converter is short-circuited, then the power dissipation does not exceed the 1.2-W level.

The three USB LDOs VUSB3V1, VUSB1V8, and VUSB1V5 are included in this short circuit protection scheme which monitors the LDO output voltage at a frequency of 1 Hz, and generates an interrupt when a short circuit is detected.

The scheme compares the LDO output voltage to a reference voltage and detects a short circuit if the LDO voltage drops below this reference value (0.5 V or 0.75 V programmable). In the case of the VUSB3V1 and VUSB1V8 LDOs, the reference is compared with a divided down voltage (1.5 V typical).

If a short circuit is detected on VUSB3V1, then the power subchip FSM switches this LDO to sleep-mode.

If a short circuit is detected on VUSB1V8 or VUSB1V5, then the power subchip FSM switches the relevant LDO off.

5.5.3 Power Reference

The bandgap voltage reference is filtered (RC filter), using an external capacitor connected across the VREF output and an analog ground (REFGND). The VREF voltage is scaled, distributed, and buffered inside the device. The bandgap is started in fast mode (not filtered) and is set automatically by the power state-machine in slow mode (filtered, less noisy) after switch on.

5.5.4 Power Use Cases

The TPS65921 device has two modes:

- Master: The TPS65921 device decides to power up or down the system and control the other power ICs in the system with the SYSEN output.
- Slave: The TPS65921 device is controlled by another power IC with a digital signal on the PWRON input. There is no battery management in slave mode.

The modes corresponding to BOOT0-BOOT1 combination value are:

NAME	DESCRIPTION	ВООТ0	BOOT1
MC021 ⁽¹⁾	Master_C021_Generic 10	1	0
SC021	Slave_C021_Generic 11	1	1

(1) Boot mode for OMAP3430 is c021 Master boot mode.

Process modes define:

- The boot voltage for the host core
- The boot sequence associated with the process
- The DVFS protocol associated with the process

MODE	C021.M
Boot core voltage	1.2 V
Power sequence	VIO followed by VPLL1, VDD2, VDD1
DVFS protocol	SmartReflex interface (I ² C high speed)

Detailed Description

Copyright © 2010–2014, Texas Instruments Incorporated



Regulator states depending on use cases:

REGULATOR			MASTER/SLAVE)	
	BACKUP	WAIT ON	SLEEP NO LOAD	ACTIVE NO LOAD
VAUX2	OFF	OFF	OFF	OFF
VMMC1	OFF	OFF	OFF	OFF
VPLL1	OFF	OFF	SLEEP	ON
VDAC	OFF	OFF	OFF	OFF
VINTANA1	OFF	OFF	SLEEP	ON
VINTANA2	OFF	OFF	SLEEP	ON
VINTDIG	OFF	OFF	SLEEP	ON
VIO	OFF	OFF	SLEEP	ON
VDD1	OFF	OFF	SLEEP	ON
VDD2	OFF	OFF	SLEEP	ON
VUSB1V5	OFF	OFF	OFF	OFF
VUSB1V8	OFF	OFF	OFF	OFF
VUSB3V1	OFF	OFF	SLEEP	ON

5.5.5 Power Timing

Sequence start is a symbolic internal signal to ease the description of the power sequences and occurs according to the different events detailed in Figure 5-7.

Sequence start timing depends on the TPS65921 starting event. If the starting event is:

- · Main battery insertion, event time is 1.126 ms (time to set up internal LDO and relax internal reset)
- VBUS insertion, event time is 25 cycles of 32k




Figure 5-7. Timings Before Sequence Start



5.5.5.1 Switch On In MASTER_C021_GENERIC Mode

Figure 5-8 describes the timing and control that must occur in Master_C021_Generic mode. Sequence_Start is a symbolic internal signal to ease the description of the power sequences and occurs according to the different events detailed in Figure 5-7.




Figure 5-8. Timings—Switch On in Master_C021_Generic Mode

	<u> </u>			
FADA	METER	MIN	MAX	UNIT
T1		10	11	32k clock cycles



5.5.5.2 Switch On In SLAVE C021 GENERIC Mode

Figure 5-9 describes the timing and control that must occur in Slave_C021_Generic mode. Sequence_Start is a symbolic internal signal to ease the description of the power sequences and occurs according to the different events detailed in Figure 5-7.




Figure 5-9. Timings—Switch On in Slave_C021_Generic Model

PARAMETER	MIN	MAX	UNIT
T1	10	11	32k clock cycles

www.ti.com

5.5.5.3 Switch-Off Sequence


This section describes the signal behavior required to switch off the system.

Submit Documentation Feedback Product Folder Links: TPS65921



5.5.5.3.1 Switch-Off Sequence In Master Modes

Figure 5-10 describes the timing and control that occur during the switch-off sequence in master modes.



NOTE: All of the above timings are the typical values with the default setup (depending on the resynchronization between power domains, state machinery priority, and so forth).


Figure 5-10. Switch-Off Sequence in Master Modes

In case the value of the HF clock is different from 19.2 MHz (with HFCLK_FREQ bit field values set accordingly inside the CFG_BOOT register), then the delay between DEVOFF and NRESPWRON/CLK32KOUT/SYSEN/HFCLKOUT is divided by 2 (meaning around 9 μ s). This is due to the internal frequency used by POWER STM switching from 3 MHz to 1.5 MHz in case the value of the HF clock is 19.2 MHz.

The DEVOFF event is the PWRON falling edge in slave mode and the DEVOFF internal register write in master mode.

5.5.5.3.2 Switch-Off Sequence in Slave Mode

Figure 5-11 describes the timing and control that occur during the switch off-sequence in slave mode.



NOTE: All of the above timings are the typical values with the default setup (depending on the resynchronization between power domains, state machinery priority, and so forth).

If necessary, the 6-ms period to maintain VIO and 32KXIN after PWRON goes low can be reduced to 150 μs.

Figure 5-11. Switch-Off Sequence in Slave Mode

In case the value of the HF clock is different from 19.2 MHz (with HFCLK_FREQ bit field values set accordingly inside the CFG_BOOT register), then the delay between DEVOFF and NRESPWRON/CLK32KOUT/ SYSEN/HFCLKOUT is divided by 2 (meaning around 9 µs). This is due to the internal frequency used by POWER STM switching from 3 MHz into 1.5 MHz in case the value of the HF clock is 19.2 MHz.

5.5.5.4 Charge Pump

The charge pump generates a 5.0-V (nominal) power supply voltage from battery to the VBUS CP.OUT/VUSB.IN pin. The input voltage range is 2.7 to 4.5 V for the battery voltage. The charge pump operating frequency is 1 MHz.

The charge pump tolerates 6 V on VBUS when it is in power down mode. The charge pump integrates a short-circuit current limitation at 450 mA.

Figure 5-12 shows the charge pump.






Figure 5-12. General Overview of the Charge Pump and Its Interfaces

The charge pump can be used to supply USB 3.1 V LDO when battery voltage is lower than this LDO VBATmin voltage (see Section 4).

5.5.6 USB Transceiver

The TPS65921 device includes a USB OTG transceiver that support USB 480 Mbps HS, 12 Mbps FS, and USB 1.5 Mbps LS through a 4-pin UTMI+ ULPI.

It also includes a module covering Battery Charging Specification v1.0. Figure 5-13 shows the USB 2.0 PHY highlight block diagram.




Figure 5-13. USB 2.0 PHY Highlight

Detailed Description

Figure 5-14 shows the USB system application schematic.




Figure 5-14. USB System Application Schematic

5.5.7 PHY

The PHY is the physical signaling layer of the USB 2.0. It contains all the drivers and receivers required for physical data and protocol signaling on the DP and DM lines.

The PHY interfaces to the USB controller through a standard digital interface called the universal transceiver macro cell interface (UTMI).

The transmitters and receivers inside the PHY are classified into two main classes:

- The FS and LS transceivers. These are the legacy USB1.x transceivers.
- The HS transceivers

To bias the transistors and run the logic, the PHY also contains reference generation circuitry consisting of:

- A DPLL, which does a frequency multiplication to achieve the 480-MHz low-jitter lock necessary for USB, and also the clock required for the switched capacitor resistance block.
- A switched capacitor resistance block used to replicate an external resistor on chip.

Built-in pullup and pulldown resistors are used as part of the protocol signaling.

Apart from this, the PHY also contains circuitry that protects it from an accidental 5 V short on the DP and DM lines.



5.5.7.1 LS/FS Single-Ended Receivers

In addition to the differential receiver, there is a single-ended receiver (SE-, SE+) for each of the two data lines D+/-. The main purpose of the single-ended receivers is to qualify the D+ and D- signals in the FS/LS modes of operation.

5.5.7.2 LS/FS Differential Receiver

A differential input receiver (RX) retrieves the LS/FS differential data signaling. The differential voltage on the line is converted into digital data by a differential comparator on DP/DM. This data is then sent to a clock and data recovery circuit, which recovers the clock from the data. In an additional serial mode, the differential data is directly output on the RXRCV pin.

5.5.7.3 LS/FS Transmitter

The USB transceiver (TX) uses a differential output driver to drive the USB data signal D+/- onto the USB cable. The outputs of the driver support 3-state operation to achieve bidirectional half-duplex transactions.

5.5.7.4 HS Differential Receiver

The HS receiver consists of the following blocks:

- · A differential input comparator to receive the serial data
- A squelch detector to qualify the received data
- An oversampler-based clock data recovery scheme followed by a NRZI decoder, bit unstuffing, and serial-to-parallel converter to generate the UTMI DATAOUT

5.5.7.5 HS Differential Transmitter

The HS transmitter is always operated on the UTMI parallel interface. The parallel data on the interface is serialized, bit-stuffed, NRZI-encoded, and transmitted as a DC output current on DP or DM depending on the data. Each line has an effective $22.5-\Omega$ load to ground, which generates the voltage levels for signaling.

A disconnect detector is also part of the HS transmitter. A disconnect on the far end of the cable causes the impedance seen by the transmitter to double, thereby doubling the differential amplitude seen on the DP and DM lines.

5.5.7.6 UART Transceiver

In this mode, the ULPI data bus is redefined as a 2-pin UART interface, which exchanges data through a direct access to the FS/LS analog transmitter and receiver.




Figure 5-15. USB UART Data Flow

The OTG block integrates three main functions:

- · The USB plug detection function on VBUS and ID
- · The ID resistor detection
- The VBUS level detection

Detailed Description

5.6 Charger Detection

To support Battery Charging Specification v1.1 [BCS v1.1], a charger detection module is included in the TPS65921 USB module.

The detection mechanism aims distinguishing several types of power sources that can be connected on VBUS line:

- Dedicated charger port
- Standard host port
- Charging host port

The hardware includes:

- · A dedicated voltage referenced pullup on DP line
- A dedicated current controlled pulldown on DM line
- · A detection comparator on DM line
- · A control/detection state-machine including timers

Additional circuitry is added on DP/DM respectively for data line symmetry (required for HS operation) and for possible future extension

ID pin status detection (as defined per OTG v1.3 standard) and DP/DM single-ended receivers (as defined per USB v2.0 standard) are also used to determine the type of device plugged on the USB connector.

For details on the detection mechanism, refer to [BCS v1.1] (1).

The charging detection feature has two modes (description of each mode follows):

- Software CTL mode: Software has direct control of current source and USB charger detection comparator on DP/DM (enabled when USB_SW_CTRL_EN=1) using USB_CHRG_CTRL registers bits
- 2. Software FSM mode: Software can start and stop USB charger detection state-machine.

For both modes, DPPULLDOWN and DMPULLDOWN bits in OTG_CTRL register are 1 by default. This can cause errors in charger detection. Therefore, both bits must be cleared to 0 before software begins charger detection sequence.

1- Software CTL Mode (Manual detection):

When in this mode the charger detection circuitry is fully under control of software. Refer to POWER_CONTROL register bits as to how to control the detection circuitry. Conditions:

- The TPS65921 device is powered and is in active mode.
- USB_SW_CHRG_CTRL_EN = 1, register bit set by the software
- USB CHG DET EN SW = 1, register bit set by the software

Control the USB_SW_CHRF_CTRL register to achieve charger detection.

2- Software FSM Mode (Automatic detection):

The TPS65921 also supports automated battery charger detection through the USB battery charger detection FSM in Figure 5-16 while the chip is in active mode. This mode is set by software using the SW_USB_DET bit. When in this mode, the automated charger detection finite state-machine (FSM) is enabled. Refer to the state-machine diagram for details. Conditions:

- The TPS65921 device is powered and is in active mode.
- USB_HW_CHRG_DET_EN = 1

See the Register Map for more details.



The TPS65921 device also supports automated data contact detection in the FSM through the DATA_CONTACT_DET_EN bit which should be set at the same time as SW_USB_DET above, before setting SW_CONTROL bit. This enables a block of the FSM, which performs data contact detect for a maximum of DCD_TIMEOUT before automatically skipping to charger detection.

See Figure 5-16,USB Battery Charger FSM, for details of how context is stored if SW_CONTROL bit is set while in software FSM mode.




Figure 5-16. USB Battery Charger Detection FSM



USB charger detection status bit definition:

- USBVBUS_PRES: Detect presence of valid VBUS. Comparator output is debounced for DEBVBUS_TIME (minimum 10 ms) on CKCHG and generates a USB_P signal. USB_P is computed only if a battery presence is detected.
- USBCHRG_PRES: Detect presence of USB charger on DP/DM. The feature is enabled through the USB_DET_EN signal, then USBPHY performs checks on DP/DM and return status USB_DET_RESULT:
 - 1: USB 500-mA charger is detected.
 - 0 : USB 100-mA charger is detected.
- USB_DET_STATUS: 500-mA/100-mA USB charger detect presence comparator output is debounced during DEBUSBCHG_TIME (minimum 20 ms) on CKCHG, debounced signal is USB_DET_RESULT (set to 1 in case of 500-mA charger)
- Two signals are the result of the charger detection state machine:
 - USB100_P: Valid 100-mA charger (VBUS supplier) is detected.
 - USB500 P: Valid 500-mA charger (USB charger) is detected.

5.6.1 USB Battery Charger FSM

The FSM uses the control signals CHGDCTRL[6:0] described below to control and observe battery charger detection.

When the SW_CONTROL bit is set to 1, the current context of the FSM and the state of charger detection is latched in POWER_CONTROL register bits HWDETECT, DP_VSRC_EN, VDAT_DET, and DET_COMP, after which FSM control signals CHGDCTRL[6:0] are ignored, and charger detection hardware and the CHGR DET pin are controlled by the software.

The CHGD_IDP_SRC_EN bit is not latched when the SW_CONTROL bit is set (for example, if the FSM is performing data-contact detection at the time the SW_CONTROL is set to 1, the CHGD_IDP_SRC_EN bit is unchanged — its default value is 0).



5.6.2 FSM Control Signals

Table 5-1. USB Charger Detect FSM I/O Control Signals

CONTROL SIGNAL	CONTROL SIGNAL	DESCRIPTION	TYPE
Bit(6)	USB500_P	500-mA USB charging can be enabled	Input
Bit(5)	USB100_P	100-mA USB charging can be enabled	Input
Bit(4)	CHGD_DET_EN	Enable charger detection (used to enable CHGD IBIAS block)	Output
Bit(3)	CHGD_IDP_SRC_EN	Enable IDP_SRC and RDM_DWN	Output
Bit(2)	CHGD_VDP_SRC_EN	Enable VDP_SRC buffer, IDM_SINK, and VDAT_REF_DM comp	Output
Bit(1)	CHGD_SERX_EN	Enable SERX comparators on DP and DM	Output
Bit(0)	Reserved	Reserved	Output

Table 5-1 shows control signals used to control the charger detection analog block from the FSM. The bit number in the left-handed column indicates control bit position used in the charger detection statemachine. Both SERX comparator outputs (CHGD_SERX_DP, CHGD_SERX_DM) are available for register read in the VENDOR SPECIFIC3 register.

Example:

State: DCD_INIT

Control: CHGDCTRL[6:0] = 011_1010

Bit(6): USB500_P = 0 Bit(5): USB100_P = 1

Bit(4): CHGD_DET_EN = 1

Bit(3): CHGD_IDP_SRC_EN = 1

Bit(2): CHGD_VDP_SRC_EN = 0

Bit(1): CHGD_SERX_EN = 1

Bit(0): Reserved = 0

5.7 MADC

The Monitoring Analog-to-Digital Convertor (MADC) enables the host processors to monitor analog signals using Analog-to-Digital Conversion (ADC). After the conversion is complete, the host processor reads the results of the conversion through the inter-integrated circuit (I²C) interface.

The MADC has the following features:

- 10-bit ADC
- External input (ADCIN0)
- Internal inputs (VBUS and battery voltage)
- MADC resource shared among multiple users, including system host processors and the internal USB
- Four ways of starting analog-to-digital (ADC) conversion
- Quarter-bit accuracy if the averaging function is used for modem-initiated real-time (RT) conversion requests
- Management of potential concurrent conversion requests and priority between different resource users
- Interrupt signal to the primary interrupt handler (PIH) module at the end-of-sequence of conversions
- Averaging feature to sample the input channel on four consecutive conversion cycles instead of once, and to provide the average value of four conversions



Because the MADC is shared by users, there are four ways to start the ADC conversion. Three of these requests can be triggered by external host processors, and one request is issued by USB:

- Hardware or RT conversion request: This request is initiated by the external host processor to request
 RT signal conversion. This conversion request is most useful when tied to a modem processor request
 for battery voltage level, in synchronization with a signal frame boundary. The host processor can
 request conversion on all ADC input channels using this conversion request.
- SW1 software conversion request: This request can be initiated by the first external host processor to request non-RT conversions. This request is also called an asynchronous or GP conversion (GPC) request.
- SW2 software conversion request: This request can be initiated by the second external host processor to request non-RT conversions. This request is also called an asynchronous or GPC request.
- USB conversion request: This is a GPC request triggered by the USB through TPS65921 internal signals. This conversion request is for the ADCIN12 channel.

It is possible to delay the conversion by programming the acquisition time (ACQUISITION register).

5.8 JTAG Interfaces

The TPS65921 JTAG TAP controller handles standard IEEE JTAG interfaces. This section describes the timing requirements for the tools used to test the TPS65921 power management.

The JTAG/TAP module provides a JTAG interface according to IEEE Std1149.1a. This interface uses the four I/O pins TMS, TCK, TDI, and TDO. The TMS, TCK, and TDI inputs contain a pullup device, which makes their state high when they are not driven. The output TDO is a 3-state output, which is high impedance except when data are shifted between TDI and TDO.

- · TCK is the test clock signal.
- TMS is the test mode select signal.
- TDI is the scan path input.
- TDO is the scan path output.

TMS and TDO are multiplexed at the top level with the CPIO0 and CPIO1 pins. The dedicated external TEST pin switches from functional mode (GPIO0/GPIO1) to JTAG mode (TMS/TDO). The JTAG operations are controlled by a state-machine that follows the IEEE Std1149.1a state diagram. This state-machine is reset by the TPS65921 internal power-on reset. A test mode is selected by writing a 6-bit word (instruction) into the instruction register and then accessing the related data register.


5.8.1 Keyboard

The keyboard is connected to the chip using:

- KBR (7:0) input pins for row lines
- KBC (7:0) output pins for column lines

Figure 5-17 shows the keyboard connection.





SWCS048-028

Figure 5-17. Keyboard Connection

When a key button of the keyboard matrix is pressed, the corresponding row and column lines are shorted together. To allow key press detection, all input pins (KBR) are pulled up to VCC and all output pins (KBC) driven to a low level.

Any action on a button generates an interrupt to the sequencer.

The decoding sequence is written to allow detection of simultaneous press actions on several key buttons.

The keyboard interface can be used with a smaller keyboard area than 8×8 . To use a 6×6 keyboard, KBR(6) and KBR(7) must be tied high to prevent any scanning process distribution.

6 Device and Documentation Support

6.1 Device Support

6.1.1 Development Support

TI offers an extensive line of development tools, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules. The tool's support documentation is electronically available within the Code Composer Studio™ Integrated Development Environment (IDE).

The following products support development of the TPS65921 device applications:

Software Development Tools: Code Composer Studio[™] Integrated Development Environment (IDE): including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools Scalable, Real-Time Foundation Software (DSP/BIOS[™]), which provides the basic run-time target software needed to support any TPS65921 device application.

Hardware Development Tools: Extended Development System (XDS™) Emulator

For a complete listing of development-support tools for the TPS65921 platform, visit the Texas Instruments website at www.ti.com. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

6.1.2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix) (for example, TPS65921). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).

Device development evolutionary flow:

- P Marking used to note prototype (X), preproduction (P), or qualified/production device (Blank). Blank in the symbol or part number are collapsed so there are no gaps between characters.
- A Mask set version descriptor (initial silicon = BLANK, first silicon revision = A, second silicon revision = B,...) Initial silicon version is ES1.0; first revision can be named ES2.0, ES1.1, or ES1.01 depending on the level of change. NOTE: Device name maximum is 10 characters.

YM Year month
LLLLS Lot code

\$ Fab planning code

X and P devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, ZQZ). provides a legend for reading the complete device name for any TPS65921 device.



For orderable part numbers of TPS65921 devices in the ZQZ package types, see the Package Option Addendum of this document, the TI website (www.ti.com), or contact your TI sales representative.

6.2 Documentation Support

The following documents describe the TPS65921 processor/MPU. Copies of these documents are available on the Internet at www.ti.com.

SWCU067 TPS65921 Register Manual

SWCZ003 TPS65921 Silicon Errata

SWCA091 TPS65921 PCB Layout Guidelines (Rev. A)

6.2.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

TI Embedded Processors Wiki Texas Instruments Embedded Processors Wiki. Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

6.3 Trademarks

SmartReflex, OMAP, Code Composer Studio, E2E are trademarks of Texas Instruments.

6.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

6.5 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

6.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

www.ti.com

7 Mechanical Packaging and Orderable Information

7.1 Packaging Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-Feb-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	•	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
TPS65921B1ZBHR	ACTIVE	NFBGA	ZBH	120	2000	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	65921B1ZBH	Samples
TPS65921B1ZQZ	OBSOLETE	BGA MICROSTAR JUNIOR	ZQZ	120		TBD	Call TI	Call TI		TPS65921B1	
TPS65921BZBHR	ACTIVE	NFBGA	ZBH	120	2000	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	65921BZBH	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

www.ti.com 23-Feb-2023


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65921B1ZBHR	NFBGA	ZBH	120	2000	330.0	16.4	6.3	6.3	2.1	8.0	16.0	Q1
TPS65921BZBHR	NFBGA	ZBH	120	2000	330.0	16.4	6.3	6.3	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jun-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65921B1ZBHR	NFBGA	ZBH	120	2000	336.6	336.6	31.8
TPS65921BZBHR	NFBGA	ZBH	120	2000	336.6	336.6	31.8

ZQZ (S-PBGA-N120)

PLASTIC BALL GRID ARRAY




NOTES:

- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MO-225
 - D. This package is lead-free.



PLASTIC BALL GRID ARRAY




NOTES:

NanoFree is a trademark of Texas Instruments.

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature number SNVA009 (www.ti.com/lit/snva009).



PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated