











TLV62090 SLVSBB9F-MARCH 2012-REVISED JANUARY 2017

TLV62090 3A High Efficiency Synchronous Step-Down Converter with DCS-Control™

Features

- 2.5 V to 5.5 V Input Voltage Range
- DCS-Control™
- Up To 98% Efficiency
- Power Save Mode
- 20 µA Operating Quiescent Current
- 100% Duty Cycle for Lowest Dropout
- 1.4 MHz Typical Switching Frequency
- 0.8 V to V_{IN} Adjustable Output Voltage
- **Output Discharge Function**
- Adjustable Softstart
- **Hiccup Short Circuit Protection**
- Output Voltage Tracking
- Pin-to-Pin Compatible with TPS62090, TLV62095 and TPS62095
- For Improved Feature Set, See TPS62090
- Create a Custom Design using the TLV62090 with the WEBENCH® Power Designer

Applications

- **Distributed Power Supplies**
- Notebook, Netbook Computers
- Hard Disk Drives (HDD)
- Solid State Drives (SSD)
- Processor Supply
- **Battery Powered Applications**

3 Description

TLV62090 device is a high frequency synchronous step-down converter optimized for small solution size, high efficiency and suitable for battery powered applications. To maximize efficiency, the converter operates in pulse width modulation (PWM) mode with a nominal switching frequency of 1.4 MHz and it automatically enters power save mode operation at light load currents. When used in distributed power supplies and point of load regulation, the device allows voltage tracking to other voltage rails and tolerates output capacitors ranging from 10 µF up to 150 µF and beyond. Using the DCS-Control topology, the device achieves excellent load transient performance and accurate output voltage regulation.


The output voltage start-up ramp is controlled by the softstart pin, which allows operation as either a standalone power supply or in tracking configurations. Power sequencing is also possible by configuring the enable (EN) and power good (PG) pins. In power save mode, the device operates with typically 20-µA quiescent current. Power save mode is entered automatically and seamlessly, maintaining high efficiency over the entire load current range.

The device is available in a 3 mm x 3 mm 16-pin VQFN (RGT) package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLV62090	VQFN (16)	3.00 mm x 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.








Table of Contents

1	Features	8	Application and Implementation	
2	Applications 1 Description 1		8.1 Application Information	
4	Revision History	9	Power Supply Recommendations	
5	Pin Configuration and Functions 4	10	Layout	2 ⁻
6	Specifications5		10.1 Layout Guideline	2 ⁻
•	6.1 Absolute Maximum Ratings		10.2 Layout Example	2
	6.2 ESD Ratings	11	Device and Documentation Support	22
	6.3 Recommended Operating Conditions		11.1 Device Support	2
	6.4 Thermal Information		11.2 Documentation Support	2
	6.5 Electrical Characteristics		11.3 Receiving Notification of Documentation Upd	dates 2
	6.6 Typical Characteristics		11.4 Community Resources	2
7	Detailed Description9		11.5 Trademarks	2
-	7.1 Overview 9		11.6 Electrostatic Discharge Caution	22
	7.2 Functional Block Diagram		11.7 Glossary	23
	7.3 Feature Description	12	Mechanical, Packaging, and Orderable	04
	7.4 Device Functional Modes		Information	23

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision E (January 2016) to Revision F		
•	Added Feature: Pin-to-Pin Compatible with TPS62090, TLV62095 and TPS62095	1	
•	Added Feature: For Improved Feature Set, See TPS62090	1	
•	Added WEBENCH information to the Features, Detailed Design Procedure, and Device Support sections	1	
•	Added SW (AC, less than 10 ns) to the Absolute Maximum Rating table	5	
•	Added additional frequency curves to the Typical Characteristics section	7	
•	Added Table 1, Power Good Pin Logic	12	

С	hanges from Revision D (September 2015) to Revision E	Page
	Changed title From: 3A High Efficient Synchronous To: 3A High Efficiency Synchronous	1
•	Changed Features From: 95% Converter Efficiency To: Up To 98% Efficiency	1
•	Changed Features From: Two Level Short Circuit Protection To: Hiccup Short Circuit Protection	1
•	Changed text in the <i>Description</i> From: the device operates at typically 20 μA quiescent current. To: the device operates with typically 20-μA quiescent current.	1
•	Deleted Note from the pinout drawing: The exposed Thermal Pad is connected to AGND.	4
•	Changed the Pin Functions table I/O column	4
•	Changed the Pin Functions table Description column for pins FB, EN, and Thermal Pad	4
•	Added pins CN and CP to the Voltage range in Absolute Maximum Ratings ⁽¹⁾	5
•	Deleted "Continuous total power dissipation" from Absolute Maximum Ratings ⁽¹⁾	5
•	Deleted Note 1 from Recommended Operating Conditions	5
•	Added EN = Low to the Description of R _{PD} in <i>Electrical Characteristics</i> table	6
•	Deleted I _{PG} from the <i>Electrical Characteristics</i> table	6
•	Changed L _{IMF} to I _{LIMF} for High side FET switch current limit in the <i>Electrical Characteristics table</i>	6
•	Changed V _s to V _{OUT} for Output voltage range in the <i>Electrical Characteristics table</i>	6
•	Changed Figure 1 through Figure 2	7
•	Added Note 1 to the Functional Block Diagram	


Submit Documentation Feedback



•	Changed "Softstart (SS) and Output Capacitor during Startup" To: Softstart (SS) and Hiccup Current Limit During Startup	10
•	Changed text From: "start-up especially for larger output capacitors >22 μF." To: "start-up especially for larger output capacitors." in <i>Softstart (SS) and Hiccup Current Limit During Startup</i>	10
•	Rewrite the description in Voltage Tracking (SS)	10
•	Deleted text "in PFM mode and with a minimum quiescent current while" from Power Save Mode Operation	
•	Changed V _{OUT(max)} to V _{OUT} in Equation 4	13
•	Deleted text "V _{OUT(max)} = nominal output voltage plus maximum output voltage tolerance" from Equation 4	13
•	Added Note to Application and Implementation	14
•	Added 10 nF to the description of C4, C5 in Table 3	15
•	Updated the Isat/DCR (max) column of Table 5	16
•	Deleted text" The inductor needs to be rated for a saturation current as high as the typical switch current limit, of 4.6 A or according to Equation 5 and Equation 6." from <i>Inductor Selection</i>	
•	Changed Equation 5 and Equation 6	16
•	Changed the Input and Output Capacitor Selection section	16
•	Changed Figure 19	18
•	Changed Figure 20	18
•	Moved Storage temperature From: <i>ESD Ratings</i> To: <i>Absolute Maximum Ratings</i> ⁽¹⁾	5
Cł	hanges from Revision B (April 2012) to Revision C	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	1
•	Deleted text: "TPS62090 adjustable output version" from the Feedback voltage accuracy section of the <i>Electrical Characteristics</i> table	6
•	Changed Figure 1 From: Resistance (Ω) To: Resistance ($m\Omega$)	
•	Added Application Curves to the Application Information section	18
•	Deleted Typical applications from the Application Information section for: 1.8 V Adjustable Version, 1.5 V Adjustable Version, 1.2 V Adjustable Version and 1.05 V Adjustable Version	
Cł	hanges from Revision A (March 2012) to Revision B	Page
•	Changed the Input voltage range MAX value From: 6V To 5.5V in Electrical Characteristics	6
Cł	hanges from Original (March 2012) to Revision A	Page
	Changed Vin From: 2.5V to 6V To: 2.5V to 5.5V in Figure 11	14



5 Pin Configuration and Functions



Pin Functions

PII	N	1/0	DECORPORTION	
NAME	NO.	I/O	DESCRIPTION	
SW	1, 2	I/O	Switch pin of the power stage.	
DEF	3	I	This pin is used for internal logic and needs to be pulled high. This pin should not be left floating.	
PG	4	0	Power good open drain output. This pin is high impedance if the output voltage is within regulation. This pin is pulled low if the output is below its nominal value. The pull up resistor can not be connected to any voltage higher than the input voltage of the device.	
FB	5	I	Feedback pin of the device. Connect a resistor divider to set the output voltage.	
AGND	6		Analog ground.	
СР	7	I/O	Internal charge pump flying capacitor. Connect a 10 nF capacitor between CP and CN.	
CN	8	I/O	Internal charge pump flying capacitor. Connect a 10 nF capacitor between CP and CN.	
SS	9	I	Softstart control pin. A capacitor is connected to this pin and sets the softstart time. Leaving this pin floating sets the minimum start-up time.	
AVIN	10	I	Bias supply input voltage pin.	
PVIN	11,12	I	Power supply input voltage pin.	
EN	EN 13 I Device enable. To enable the device this pin needs to be pulled high. Pulling this pin low disables the de This pin has a pull down resistor of typically 400 kΩ, which is active when EN is low.		Device enable. To enable the device this pin needs to be pulled high. Pulling this pin low disables the device. This pin has a pull down resistor of typically 400 $k\Omega$, which is active when EN is low.	
PGND	14,15		Power ground connection.	
VOS	16	I	Output voltage sense pin. This pin needs to be connected to the output voltage.	
Exposed The Pad	nermal		The exposed thermal pad is connected to AGND. It must be soldered for mechanical reliability.	



6 Specifications

6.1 Absolute Maximum Ratings(1)

		VAI	UNIT		
		MIN	MIN MAX		
	PVIN, AVIN, FB, SS, EN, DEF, VOS	- 0.3	7		
Voltage range (2)	SW (DC), PG	- 0.3	V _{IN} + 0.3	V	
Voltage range ⁽²⁾	SW (AC, less than 10 ns) (3)	- 3.0	10		
	CN, CP	- 0.3	V _{IN} + 7		
Power Good sink current	PG		1	mA	
Operating junction temperature range, T _J		- 40	150	°C	
Storage temperature, T _{stg}		- 65	150	°C	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			MAX	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000	
$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	TYP MAX	UNIT
V_{IN}	Input voltage range V _{IN}	2.5	5.5	V
T_A	Operating ambient temperature	-40	85	ô
T_{J}	Operating junction temperature	-40	125	ů

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	TLV62090	LINITO
	IHERMAL METRIC**	VQFN (16 PINS)	UNITS
$R_{\theta JA}$	Junction-to-ambient thermal resistance	47	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	60	
$R_{\theta JB}$	Junction-to-board thermal resistance	20	0C AM
ΨЈТ	Junction-to-top characterization parameter	1.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	20	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	5.3	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

²⁾ All voltage values are with respect to network ground terminal.

⁽³⁾ While switching

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics


 $V_{IN} = 3.6V$, $T_{A} = -40$ °C to 85°C, typical values are at $T_{A} = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	1					
V _{IN}	Input voltage range		2.5		5.5	V
I _{QIN}	Quiescent current	Not switching, FB = FB +5%, into PVIN and AVIN		20		μΑ
I _{sd}	Shutdown current	Into PVIN and AVIN		0.6	5	μΑ
.,	Undervoltage lockout threshold	V _{IN} falling	2.1	2.2	2.3	V
V_{UVLO}	Undervoltage lockout hysteresis			200		mV
_	Thermal shutdown	Temperature rising		150		ōC
T_{SD}	Thermal shutdown hysteresis			20		ōC
CONTR	OL SIGNAL EN					
V _H	High level input voltage	V _{IN} = 2.5 V to 5.5 V	1	0.65		V
V _L	Low level input voltage	V _{IN} = 2.5 V to 5.5 V		0.60	0.4	V
I _{lkg}	Input leakage current	EN = GND or V _{IN}		10	100	nA
R _{PD}	Pull down resistance	EN = Low		400		kΩ
SOFTST	TART					
I _{SS}	Softstart current		6.3	7.5	8.7	μΑ
POWER	GOOD				'	
M	Power good threshold	Output voltage rising	93%	95%	97%	
V_{TH_PG}		Output voltage falling	88%	90%	92%	
V_L	Low level voltage	I _(sink) = 1 mA			0.4	V
I _{lkg}	Leakage current	V _{PG} = 3.6 V		10	100	nA
POWER	SWITCH					
Б	High side FET on-resistance	I _{SW} = 500 mA		50		mΩ
R _{DS(on)}	Low side FET on-resistance	I _{SW} = 500 mA		40		mΩ
I _{LIMF}	High side FET switch current limit		3.7	4.6	5.5	Α
f _s	Switching frequency	I _{OUT} = 3 A		1.4		MHz
OUTPU	т					
V _{OUT}	Output voltage range		0.8		V_{IN}	V
R _{od}	Output discharge resistor	EN = GND, V _{OUT} = 1.8 V		200		Ω
V_{FB}	Feedback regulation voltage	PWM Mode		0.8		٧
		I _{OUT} = 1 A, PWM mode, T _J = 25°C	-1%		+1%	
V	Feedback voltage accuracy	I _{OUT} = 1 A, PWM mode	-1.4%		+1.4%	
V_{FB}	$V_{IN} \ge V_{OUT} + 1 \text{ V}$	I _{OUT} = 0 mA, V _{OUT} ≥ 1.2 V, PFM mode ⁽¹⁾	-1.4%		+3%	
		I _{OUT} = 0 mA, V _{OUT} < 1.2 V, PFM mode ⁽²⁾	-1.4%		+3.7%	
I _{FB}	Feedback input bias current	V _{FB} = 0.8 V		10	100	nA
	Line regulation	V _{OUT} = 1.8 V, PWM operation		0.016		%/V
	Load regulation	V _{OUT} = 1.8 V, PWM operation		0.04		%/A

⁽¹⁾ Conditions: $L = 1 \mu H$, $C_{OUT} = 22 \mu F$. For more information, see the *Power Save Mode Operation* section of this data sheet. (2) For output voltages < 1.2 V, use a 2 x 22 μF output capacitance to achieve +3% output voltage accuracy in PFM mode.



6.6 Typical Characteristics




Product Folder Links: TLV62090

Copyright © 2012-2017, Texas Instruments Incorporated



Typical Characteristics (continued)






Figure 8. Switching Frequency vs Input Voltage

Submit Documentation Feedback

Copyright © 2012–2017, Texas Instruments Incorporated




7 Detailed Description

7.1 Overview

The TLV62090 synchronous switched mode converter is based on DCS-Control™ (direct control with seamless transition into power save mode). This is an advanced regulation topology that combines the advantages of hysteretic and voltage-mode control.

The DCS-Control™ topology operates in pulse width modulation (PWM) mode for medium to heavy load conditions and in power save mode at light load currents. In PWM mode, the converter operates with its nominal switching frequency of 1.4 MHz having a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters power save mode, reducing the switching frequency and minimizing the current consumption to achieve high efficiency over the entire load current range. DCS-Control™ supports both operation modes (PWM and PFM) using a single building block having a seamless transition from PWM to power save mode without effects on the output voltage. The TLV62090 offers excellent DC voltage regulation and load transient regulation, combined with low output voltage ripple, minimizing interference with RF circuits.

7.2 Functional Block Diagram



Copyright © 2017. Texas Instruments Incorporated

(1) The resistor is disconnected when EN is high.



7.3 Feature Description

7.3.1 Enable (EN)

The device is enabled by setting the EN pin to a logic high. Accordingly, shutdown mode is forced if the EN pin is pulled low with a shutdown current of typically 0.6 μ A. In shutdown mode, the internal power switches as well as the entire control circuitry are turned off. An internal resistor of 200 Ω discharges the output through the VOS pin smoothly. An internal pull-down resistor of 400 k Ω is connected to the EN pin when the EN pin is low. The pull-down resistor is disconnected when the EN pin is high.

7.3.2 Softstart (SS) and Hiccup Current Limit During Startup

To minimize inrush current during start up, the device has an adjustable softstart depending on the capacitor value connected to the SS pin. The device charges the softstart capacitor with a constant current of typically 7.5 μA. The feedback voltage follows this voltage with a fraction of 1.56 until the internal reference voltage of 0.8 V is reached. Softstart operation is completed once the voltage at the softstart capacitor has reached typically 1.25 V. The softstart time is calculated using Equation 1. The larger the softstart capacitor, the longer the softstart time. The relation between softstart voltage and feedback voltage is estimated using Equation 2.

$$t_{SS} = C_{SS} \times \frac{1.25V}{7.5\mu A}$$
 (1)

$$V_{FB} = \frac{V_{SS}}{1.56} \tag{2}$$

During startup, the switch current limit is reduced to 1/3 (~ 1.5 A) of its typical current limit of 4.6 A. Once the output voltage exceeds typically 0.6 V, the current limit is released to its nominal value. The device provides a reduced load current of ~ 1.5 A when the output voltage is below typically 0.6 V. Due to this, a small or no softstart time may trigger the short circuit protection during startup especially for larger output capacitors. This is avoided by using a larger softstart capacitance to extend the softstart time. See *Short Circuit Protection (Hiccup-Mode)* for details of the reduced current limit during startup. Leaving the softstart pin floating sets the minimum startup time (around 50 μ s).

7.3.3 Voltage Tracking (SS)

The SS pin is externally driven by another voltage source to achieve output voltage tracking. The application circuit is shown in Figure 9. The internal reference voltage follows the voltage at the SS pin with a fraction of 1.56 until the internal reference voltage of 0.8 V is reached. The device achieves ratiometric or coincidental (simultaneous) output tracking, as shown in Figure 10.




Figure 9. Output Voltage Tracking



Feature Description (continued)




Figure 10. Voltage Tracking Options

The R2 value should be set properly to achieve accurate voltage tracking by taking 7.5 μ A soft startup current into account. 1 k Ω or smaller is a sufficient value for R2.

For decreasing the SS pin voltage, the device doesn't sink current from the output when the device is in power save mode. So the resulting decreases of the output voltage may be slower than the SS pin voltage if the load is light. When driving the SS pin with an external voltage, do not exceed the voltage rating of the SS pin which is 7 V.

7.3.4 Short Circuit Protection (Hiccup-Mode)

The device is protected against hard short circuits to GND and over-current events. This is implemented by a two level short circuit protection. During startup and when the output is shorted to GND, the switch current limit is reduced to 1/3 of its typical current limit of 4.6 A. Once the output voltage exceeds typically 0.6 V, the current limit is released to its nominal value. The full current limit is implemented as a hiccup current limit. Once the internal current limit is triggered 32 times, the device stops switching and starts a new startup sequence after a typical delay time of $66 \, \mu S$. The device goes through these cycles until the high current condition is released.

7.3.5 Output Discharge Function

To make sure the device starts up under defined conditions, the output gets discharged via the VOS pin with a typical discharge resistor of 200 Ω whenever the device shuts down. This happens when the device is disabled or if thermal shutdown, undervoltage lockout or short circuit hiccup-mode are triggered.



Feature Description (continued)

7.3.6 Power Good Output (PG)

The power good output is low when the output voltage is below its nominal value. The power good becomes high impedance once the output is within 5% of regulation. The PG pin is an open drain output and is specified to typically sink up to 1 mA. This output requires a pull-up resistor to be monitored properly. The pull-up resistor cannot be connected to any voltage higher than the input voltage of the device. The PG output is low when the device is disabled, in thermal shutdown or UVLO. The PG output can be left floating if unused. Table 1 shows the PG pin logic.

Table 1. Power Good Pin Logic

Dovie	a Ctata	PG Logic S	Status
Devid	e State	High Impedance	Low
Enable (EN=High)	$V_{FB} \ge V_{TH_PG}$	√	
	$V_{FB} \leq V_{TH_PG}$		\checkmark
Shutdown (EN=Low)			\checkmark
UVLO	0.7 V < VIN ≤ V _{UVLO}		√
Thermal Shutdown	$T_{J} > T_{SD}$		√
Power Supply Removal	V _{IN} ≤ 0.7 V	√	

7.3.7 Undervoltage Lockout (UVLO)

To avoid mis-operation of the device at low input voltages, an undervoltage lockout is included. UVLO shuts down the device at input voltages lower than typically 2.2 V with a 200 mV hysteresis.

7.3.8 Thermal Shutdown

The device goes into thermal shutdown once the junction temperature exceeds typically 150°C with a 20°C hysteresis.

7.3.9 Charge Pump (CP, CN)

The CP and CN pins must attach to an external 10 nF capacitor to complete a charge pump for the gate driver. This capacitor must be rated for the input voltage. It is not recommended to connect any other circuits to the CP or CN pins.



7.4 Device Functional Modes

7.4.1 PWM Operation

At medium to heavy load currents, the device operates with pulse width modulation (PWM) at a nominal switching frequency of 1.4 MHz. As the load current decreases, the converter enters power save mode operation reducing its switching frequency. The device enters power save mode at the boundary to discontinuous conduction mode (DCM).

7.4.2 Power Save Mode Operation

As the load current decreases, the converter enters power save mode operation. During power save mode, the converter operates with reduced switching frequency maintaining high efficiency. Power save mode is based on a fixed on-time architecture following Equation 3.

$$ton = \frac{V_{OUT}}{V_{IN}} \times 360 \text{ns} \times 2$$

$$f = \frac{2 \times I_{OUT}}{ton^2 \left(1 + \frac{V_{IN} - V_{OUT}}{V_{OUT}}\right) \times \frac{V_{IN} - V_{OUT}}{L}}$$
(3)

In power save mode, the output voltage rises slightly above the nominal output voltage in PWM mode, as shown in Figure 15. This effect is reduced by increasing the output capacitance or the inductor value. This effect is also reduced by programming the output voltage of the TLV62090 lower than the target value. As an example, if the target output voltage is 3.3 V, then the TLV62090 can be programmed to 3.3 V - 0.8%. As a result the output voltage accuracy is now -2.2% to +2.2% instead of -1.4% to 3%. The output voltage accuracy in pulse frequency modulation (PFM) operation is reflected in the electrical specification table and given for a 22- μ F output capacitor.

7.4.3 Low Dropout Operation (100% Duty Cycle)

The device offers a low input to output voltage difference by entering 100% duty cycle mode. In this mode, the high-side MOSFET switch is constantly turned on. This is particularly useful in battery powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage where the output voltage falls below its nominal regulation value is given by:

$$V_{IN(min)} = V_{OUT} + I_{OUT} \times (R_{DS(on)} + R_L)$$

$$\tag{4}$$

Where

 $R_{DS(on)}$ = High side FET on-resistance

 R_1 = DC resistance of the inductor

Copyright © 2012–2017, Texas Instruments Incorporated

Submit Documentation Feedback



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV62090 is a 3-A high frequency synchronous step-down converter optimized for small solution size, high efficiency and suitable for battery powered applications.

8.2 Typical Application




Figure 11. TLV62090 Typical Application Circuit

8.2.1 Design Requirements

The design guideline provides a component selection to operate the device within the recommended operating conditions.

For the typical application example, the following input parameters are used. See Table 2.

Table 2. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUES
Input Voltage Range	2.5 V to 5.5 V
Output Voltage	1.8 V
Transient Response	±5% VOUT
Input Voltage Ripple	400 mV
Output Voltage Ripple	30 mV
Output current rating	3 A
Operating frequency	1.4 MHz

Table 3 shows the list of components for the Application Characteristic Curves.



Table 3. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER
TLV62090	High efficiency step-down converter	Texas Instruments
L1	Inductor: 1 μH	Coilcraft XFL4020-102
C1	Ceramic capacitor: 22 μF	(6.3V, X5R, 0805)
C2	Ceramic capacitor: 22 μF	(6.3V, X5R, 0805)
C4, C5	Ceramic capacitor, 10 nF	Standard
R1, R2, R3	Resistor	Standard

8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design with WEBENCH® Tools

Click here to create a custom design using the TLV62090 device with the WEBENCH® Power Designer.

- 1. Start by entering your V_{IN} , V_{OUT} , and I_{OUT} requirements.
- 2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
- 3. The WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you will also be able to:
 - Run electrical simulations to see important waveforms and circuit performance
 - Run thermal simulations to understand the thermal performance of your board
 - Export your customized schematic and layout into popular CAD formats
 - Print PDF reports for the design, and share your design with colleagues
- 5. Get more information about WEBENCH tools at www.ti.com/WEBENCH.

The first step is the selection of the output filter components. To simplify this process, Table 4 outlines possible inductor and capacitor value combinations.

Table 4. Output Filter Selection

INDUCTOR VALUE [µH] ⁽¹⁾	OUTPUT CAPACITOR VALUE [μF] ⁽²⁾									
INDUCTOR VALUE [µП]	10	22	47	100	150					
0.47		√	√	√	√					
1.0	√	√(3)	√	√	√					
2.2	√	√	√	√	√					
3.3										

- (1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by +20% and -30%
- (2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by +20% and -50%.
- (3) Typical application configuration. Other check mark indicates alternative filter combinations



8.2.2.2 Inductor Selection

The inductor selection is affected by several parameters like inductor ripple current, output voltage ripple, transition point into power save mode, and efficiency. See Table 5 for typical inductors.

Table 5. Inductor Selection

INDUCTOR VALUE	COMPONENT SUPPLIER	SIZE (LxWxH mm)	Isat/DCR (max)
0.6 μΗ	Coilcraft XAL4012-601	4 x 4 x 2.1	7.9A/10.5 mΩ
1 μΗ	Coilcraft XAL4020-102	4 x 4 x 2.1	6.7A/14.6 mΩ
1 μΗ	Coilcraft XFL4020-102	4 x 4 x 2.1	4.5 A/11.9 mΩ
0.47 μΗ	TOKO DFE252012CR47	2.5 x 2 x 1.2	$3.7\text{A}/39~\text{m}\Omega$
1 μΗ	TOKO DFE252012C1R0	2.5 x 2 x 1.2	3.0A/59 mΩ
0.68 μΗ	TOKO DFE322512CR68	3.2 x 2.5 x 1.2	3.5A/35 mΩ
1 μΗ	TOKO DFE322512C1R0	3.2 x 2.5 x 1.2	3.1A/45 mΩ

In addition, the inductor has to be rated for the appropriate saturation current and DC resistance (DCR). Equation 5 and Equation 6 calculate the maximum inductor current under static load conditions. The formula takes the converter efficiency into account. The converter efficiency can be taken from the data sheet graphs or 80% can be used as a conservative approach. The calculation must be done for the maximum input voltage where the peak switch current is highest.

$$\Delta I_{L} = \frac{\frac{V_{OUT}}{\eta} x \left(1 - \frac{V_{OUT}}{V_{IN} x \eta}\right)}{f x L}$$
(5)

$$I_{PEAK} = I_{OUT} + \frac{\Delta I_{L}}{2}$$
 (6)

where

f = Converter switching frequency (typically 1.4 MHz)

L = Selected inductor value

 η = Estimated converter efficiency (use the number from the efficiency curves or 0.80 as a conservative assumption)

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current. A margin of about 20% should be added to cover for load transients during operation.

8.2.2.3 Input and Output Capacitor Selection

For best output and input voltage filtering, low ESR (X5R or X7R) ceramic capacitors are recommended. The input capacitor minimizes input voltage ripple, suppresses input voltage spikes and provides a stable system rail for the device. A 22- μ F or larger input capacitor is recommended. The output capacitor value can range from 10 μ F up to 150 μ F and beyond. Load transient testing and measuring the bode plot are good ways to verify stability with larger capacitor values.

The recommended typical output capacitor value is 22 μ F (nominal) and can vary over a wide range as outline in the output filter selection table. For output voltages above 1.8 V, noise can cause duty cycle jitter. This does not degrade device performance. Using an output capacitor of 2 x 22 μ F (nominal) for output voltages >1.8 V avoids duty cycle jitter.

Ceramic capacitor have a DC-Bias effect, which has a strong influence on the final effective capacitance. Choose the right capacitor carefully in combination with considering its package size and voltage rating.



8.2.2.4 Setting the Output Voltage

The output voltage is set by an external resistor divider according to the following equations:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.8 \text{ V} \times \left(1 + \frac{R1}{R2}\right)$$
(7)


$$R2 = \frac{V_{FB}}{I_{FB}} = \frac{0.8 \text{ V}}{5 \mu A} \approx 160 \text{ k}\Omega$$
(8)

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right) = R2 \times \left(\frac{V_{OUT}}{0.8V} - 1\right)$$
(9)

When sizing R2, in order to achieve low quiescent current and acceptable noise sensitivity, use a minimum of 5 μ A for the feedback current I_{FB}. Larger currents through R2 improve noise sensitivity and output voltage accuracy. A feed forward capacitor is not required for proper operation.




8.2.3 Application Curves



Submit Documentation Feedback

Copyright © 2012–2017, Texas Instruments Incorporated






Copyright © 2012–2017, Texas Instruments Incorporated

Submit Documentation Feedback





9 Power Supply Recommendations

The TLV62090 device has no special requirements for its input power supply. The input power supply's output current needs to be rated according to the supply voltage, output voltage and output current of the TLV62090.



10 Layout

10.1 Layout Guideline

- It is recommended to place the input capacitor as close as possible to the IC pins PVIN and PGND.
- The VOS connection is noise sensitive and needs to be routed short and direct to the output terminal of the inductor.
- The exposed thermal pad of the package, analog ground (pin 6) and power ground (pin 14, 15) should have a single point connection at the exposed thermal pad of the package. This minimizes switch node jitter.
- The charge pump capacitor connected to CP and CN should be placed close to the IC to minimize coupling of switching waveforms into other traces and circuits.
- See Figure 25 and the evaluation module User Guide (SLVU670) for an example of component placement, routing and thermal design.

10.2 Layout Example




Figure 25. Recommended Layout



11 Device and Documentation Support

11.1 Device Support

11.1.1 Custom Design with WEBENCH® Tools

Click here to create a custom design using the TLV62090 device with the WEBENCH® Power Designer.

- 1. Start by entering your V_{IN} , V_{OUT} , and I_{OUT} requirements.
- 2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
- 3. The WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you will also be able to:
 - Run electrical simulations to see important waveforms and circuit performance
 - Run thermal simulations to understand the thermal performance of your board
 - Export your customized schematic and layout into popular CAD formats
 - Print PDF reports for the design, and share your design with colleagues
- 5. Get more information about WEBENCH tools at www.ti.com/WEBENCH.

11.2 Documentation Support

11.2.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised documen

11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

is a trademark of ~ Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




RGT0016C



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

www.ti.com




EXAMPLE BOARD LAYOUT

RGT0016C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

www.ti.com

^{4.} This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.




EXAMPLE STENCIL DESIGN

RGT0016C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV62090RGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SBV	Samples
TLV62090RGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SBV	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2023


TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV62090RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TLV62090RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 20-Apr-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV62090RGTR	VQFN	RGT	16	3000	346.0	346.0	33.0
TLV62090RGTT	VQFN	RGT	16	250	210.0	185.0	35.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated