SN74AUCH16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES391E – MARCH 2002 – REVISED DECEMBER 2002

DGG OR DGV PACKAGE Member of the Texas Instruments (TOP VIEW) Widebus[™] Family Optimized for 1.8-V Operation and is 3.6-V 1<mark>OE</mark> 48 20E I/O Tolerant to Support Mixed-Mode Signal 1Y1 2 47 **1** 1A1 Operation 1Y2 3 46 1A2 Ioff Supports Partial-Power-Down Mode GND 4 45 GND Operation 1Y3 5 44 🛛 1A3 • Sub 1-V Operable 1Y4 6 43 **1**A4 42 VCC Max t_{pd} of 1.8 ns at 1.8 V 41 🛛 2A1 2Y1 8 Low Power Consumption, 20-µA Max ICC 2Y2 9 40 2A2 • ±8-mA Output Drive at 1.8 V GND 10 39 GND Bus Hold on Data Inputs Eliminates the 2Y3 38 2A3 11 **Need for External Pullup/Pulldown** 37 1 2A4 2Y4 112 Resistors 3Y1 13 36 3A1 Latch-Up Performance Exceeds 100 mA Per 3Y2 114 35 🛛 3A2 JESD 78, Class II 34 GND GND 15 33 🛛 3A3 ESD Protection Exceeds JESD 22 3Y3 116 2000-V Human-Body Model (A114-A) 3Y4 🛛 17 32 3A4 - 200-V Machine Model (A115-A) V_{CC} [18 31 Vcc 4Y1 19 - 1000-V Charged-Device Model (C101) 30 4A1 4Y2 **1**20 29 4A2 description/ordering information GND 21 28 GND 4Y3 22 27 4A3 This 16-bit buffer/driver is operational at 0.8-V to 4Y4 23 26 4A4 2.7-V V_{CC}, but is designed specifically for 1.65-V 4<u>OE</u> 24 25 3OE to 1.95-V V_{CC} operation.

The SN74AUCH16244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP – DGG	Tape and reel	SN74AUCH16244DGGR	AUCH16244
–40°C to 85°C	TVSOP – DGV	Tape and reel	SN74AUCH16244DGVR	MJ244
	VFBGA – GQL	Tape and reel	SN74AUCH16244GQLR	MJ244

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




description/ordering information (continued)

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.





terminal assignments


_	1	2	3	4	5	6
Α	1 <mark>OE</mark>	NC	NC	NC	NC	2 <mark>OE</mark>
в	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	VCC	VCC	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
Е	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
н	4Y1	4Y2	VCC	VCC	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
κ	4OE	NC	NC	NC	NC	3 <mark>0E</mark>

NC - No internal connection

FUNCTION TABLE

(ea		buller)
INP	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
н	х	Z

logic diagram (positive logic)



Pin numbers shown are for the DGG and DGV packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	. –0.5 V to 3.6 V
Output voltage range, V _O (see Note 1)–0.5 V	√ to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±20 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 2): DGG package	70°C/W
DGV package	58°C/W
GQL package	42°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SN74AUCH16244 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCES391E – MARCH 2002 – REVISED DECEMBER 2002

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
VCC	Supply voltage		0.8	2.7	V
		V _{CC} = 0.8 V	VCC		
VIH	High-level input voltage	V _{CC} = 1.1 V to 1.95 V	$0.65 \times V_{CC}$		V
		V_{CC} = 2.3 V to 2.7 V	1.7		
		$V_{CC} = 0.8 V$		0	
VIL	Low-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	V
		V_{CC} = 2.3 V to 2.7 V		0.7	
VI	Input voltage		0	3.6	V
٧ ₀	Output voltage		0	VCC	V
		V _{CC} = 0.8 V		-0.7	
		V _{CC} = 1.1 V		-3	
ЮН	High-level output current	V _{CC} = 1.4 V		-5	mA
		V _{CC} = 1.65 V		-8	
		$V_{CC} = 2.3 V$		-9	
		V _{CC} = 0.8 V		0.7	
		V _{CC} = 1.1 V		3	
IOL	Low-level output current	$V_{CC} = 1.4 V$		5	mA
		V _{CC} = 1.65 V		8	
		$V_{CC} = 2.3 V$		9	
		V _{CC} = 0.8 V		20	
Δt/Δv	Input transition rise or fall rate	V _{CC} = 1.3 V		15	ns/∖
		V_{CC} = 1.6 V, 1.95 V, and 2.7 V		10	
TA	Operating free-air temperature		-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74AUCH16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES391E - MARCH 2002 - REVISED DECEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vcc	MIN	түр†	MAX	UNIT				
	I _{OH} = -100 μA	0.8 V to 2.7 V	V _{CC} -0.	1						
	I _{OH} = -0.7 mA	0.8 V		0.55						
Maria	I _{OH} = -3 mA	1.1 V	0.8			V				
VOH	I _{OH} = -5 mA	1.4 V	1			V				
	I _{OH} = -8 mA	1.65 V	1.2							
	I _{OH} = -9 mA	2.3 V	1.8							
	I _{OL} = 100 μA	0.8 V to 2.7 V			0.2					
	I _{OL} = 0.7 mA	0.8 V		0.25						
V _{OL}	I _{OL} = 3 mA	1.1 V			0.3	V				
	I _{OL} = 5 mA	1.4 V			0.4	V				
	I _{OL} = 8 mA	1.65 V			0.45					
	I _{OL} = 9 mA	2.3 V			0.6					
I A or OE inputs	$V_I = V_{CC}$ or GND	0 to 2.7 V			±5	μA				
IBHL‡	VI = 0.35 V	1.1 V	10							
	VI = 0.47 V	1.4 V	15							
	VI = 0.57 V	1.65 V	20			μA				
	V _I = 0.7 V	2.3 V	40							
	V _I = 0.8 V	1.1 V	-10							
. 8	VI = 0.9 V	1.4 V	-15			۸				
IBHH§	VI = 1.07 V	1.65 V	-20			μA				
	VI = 1.7 V	2.3 V	-40							
		1.3 V	75							
, (1.6 V	125							
IBHLO [¶]	$V_{I} = 0$ to V_{CC}	1.95 V	175			μA				
		2.7 V	275							
		1.3 V	-75							
. #		1.6 V	-125							
IBHHO#	$V_I = 0$ to V_{CC}	1.95 V	-175			μA				
		2.7 V	-275			1				
loff	V_{I} or $V_{O} = 2.7 V$	0			±10	μA				
loz	$V_{O} = V_{CC}$ or GND	2.7 V			±10	μA				
ICC	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	0.8 V to 2.7 V			20	μA				
Ci	V _I = V _{CC} or GND	2.5 V		3	4.5	pF				
Co	$V_{O} = V_{CC} \text{ or } GND$	2.5 V	 	4	7	pF				

[†] All typical values are at $T_A = 25^{\circ}C$.

[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

§ The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to V_{CC} and then lowering it to VIH min.

 \P An external driver must source at least I_{BHLO} to switch this node from low to high.

[#] An external driver must sink at least I_{BHHO} to switch this node from high to low.



SN74AUCH16244 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCES391E – MARCH 2002 – REVISED DECEMBER 2002


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 0.8 V	V _{CC} = ± 0.		V _{CC} = ± 0.	= 1.5 V .1 V	-	C = 1.8 0.15 V		V _{CC} = ± 0.		UNIT
		(001101)	ТҮР	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX		
^t pd	А	Y	5.4	0.8	2.8	0.6	1.9	0.7	1.3	1.8	0.5	1.8	ns	
t _{en}	OE	Y	8	1	4.4	0.7	2.6	0.8	1.4	2.5	0.6	1.9	ns	
^t dis	OE	Y	12	1.9	4.9	1	4.6	1.5	2.6	4	0.5	2	ns	

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST	V _{CC} = 0.8 V	V _{CC} = 1.2 V	V _{CC} = 1.5 V	V _{CC} = 1.8 V	V _{CC} = 2.5 V	UNIT
		CONDITIONS	TYP	TYP	TYP	TYP	ТҮР	UNIT
Power Cpd dissipation capacitance Outputs	Outputs enabled	£ 10 MUL	21	22	23	25	30	~ [
	Outputs disabled	f = 10 MHz	1	1	1	1	1	рF






PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , slew rate \geq 1 V/ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.







20-Jan-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AUCH16244DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AUCH16244	Samples
SN74AUCH16244DGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MJ244	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM


20-Jan-2021




Texas


STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUCH16244DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AUCH16244DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUCH16244DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AUCH16244DGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0


MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153


14/16/20/56 Pins – MO-194



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.




MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated