

FEATURES

•	Member of the Texas Instruments Widebus™
	Family

- **EPIC™** (Enhanced-Performance Implanted **CMOS) Submicron Process**
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DESCRIPTION

This 16-bit buffer/driver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCH16240 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides inverting outputs and symmetrical active-low output-enable (OE) inputs.

(TOP VIEW)									
10E [1Y1 [1Y2 [GND [1Y3 [1Y4 [2Y1 [2Y2 [GND]	1 2 3 4 5 6 7 8 9 10	48 47 46 45 44 43 42 41 40 39] 20E] 1A1] 1A2] GND] 1A3] 1A4] V _{CC}] 2A1] 2A2] GND						
2Y2	9	40	2A2						
GND [2Y3 [] GND] 2A3						
2Y4	12	37	2A4						
3Y1 [3Y2 [3A1 3A2						
GND [15	34	GND						
3Y3 [3Y4 [3A3 3A4						
V _{CC} [4Y1 [18] V _{CC}] 4A1						
4Y2 [20	29	4A2						
GND [4Y3 [] GND] 4A3						
4Y4 [4 <u>0</u> E [23	26	4A4						
40E [24	25] 30E						

DGG OR DL PACKAGE

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16240 is characterized for operation from -40°C to 85°C.

(eac	(each 4-bit buffer)										
INPL	OUTPUT										
ŌĒ	Α	Y									
L	Н	L									
L	L	н									
н	Х	Z									

FUNCTION TABLE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC are trademarks of Texas Instruments.

SCES045D-JULY 1995-REVISED AUGUST 2004



LOGIC SYMBOL ⁽¹⁾

					1	
10E	1	EN1				
2 <mark>0E</mark>	48	EN2				
30E	25					
	24	EN3				
4 0 E		EN4				
1A1	47	7	1		, k 2	4.1/4
	46	┣───		1 V	3	1Y1
1A2	44	1			5	1Y2
1A3	43	1			6	1Y3
1A4	41				8	1Y4
2A1			1	2 ▽	<u> </u>	2Y1
2A2	40	-			9	2Y2
2A3	38	-			11	2Y3
2A4	37				12	2Y4
3A1	36		1	3 ▽	13	3Y1
3A2	35	<u> </u>			14	3Y2
3A3	33				16	3Y3
	32	┣──			17	
3A4	30	 			19	3Y4
4A1	29	1	1	4 ▽	20	4Y1
4A2	27				22	4Y2
4A3					<u> </u>	4Y3
4A4	26				23	4Y4
					-	

 $^{(1)}\mbox{This}$ symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCES045D-JULY 1995-REVISED AUGUST 2004

13

14

16


17

- 3Y1


3Y2

3Y3

3Y4



LOGIC DIAGRAM (POSITIVE LOGIC)



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V _{CC}	Supply voltage range	Supply voltage range				
VI	Input voltage range ⁽²⁾				4.6	V
Vo	Output voltage range ⁽²⁾⁽³⁾				V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0			-50	mA
I _{OK}	Output clamp current	V _O < 0		-50		mA
I _O	Continuous output current				±50	mA
	Continuous current through each V_{CC} or GND)			±100	mA
	Package thermal impedance ⁽⁴⁾	DGG package			89	°C/W
θ_{JA}		DL package			94	-C/W
T _{stg}	Storage temperature range				150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51.

SCES045D-JULY 1995-REVISED AUGUST 2004



RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT			
V _{CC}	Supply voltage		1.65	3.6	V			
		V_{CC} = 1.65 V to 1.95 V	$0.65 imes V_{CC}$					
V_{IH}	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V			
		V_{CC} = 2.7 V to 3.6 V	2					
		V_{CC} = 1.65 V to 1.95 V	0.	$35 \times V_{CC}$				
V _{IL}	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	V			
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8				
VI	Input voltage		0	V _{CC}	V			
Vo	Output voltage		0	V _{CC}	V			
		V _{CC} = 1.65 V		-4				
	High-level output current	$V_{CC} = 2.3 V$		-12	~ ^			
I _{OH}		$V_{CC} = 2.7 V$		-12	2 mA			
		$V_{CC} = 3 V$		-24				
		V _{CC} = 1.65 V		4				
	Low level output ourrept	$V_{CC} = 2.3 V$	12		mA			
I _{OL}	Low-level output current	V _{CC} = 2.7 V						
		$V_{CC} = 3 V$		24				
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V			
T _A	Operating free-air temperature		-40	85	°C			

(1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMET	ER TEST CONDITIONS	V _{cc}	MIN TYP ⁽¹) MAX	UNIT		
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2				
	I _{OH} = -4 mA	1.65 V	1.2				
	I _{OH} = -6 mA	2.3 V	2				
V _{OH}		2.3 V	1.7		V		
	I _{OH} = -12 mA	2.7 V	2.2				
		3 V	2.4				
	I _{OH} = -24 mA	3 V	2				
	I _{OL} = 100 μA	1.65 V to 3.6 V		0.2			
	$I_{OL} = 4 \text{ mA}$	1.65 V		0.45	1		
N/	I _{OL} = 6 mA	2.3 V		0.4	N		
V _{OL}		2.3 V		0.7	V		
	$I_{OL} = 12 \text{ mA}$	2.7 V		0.4			
	I _{OL} = 24 mA	3 V		0.55			
I _I	V _I = V _{CC} or GND	3.6 V		±5	μA		
	V ₁ = 0.58 V	1.65 V	25				
	V _I = 1.07 V	1.65 V	-25				
	V ₁ = 0.7 V	2.3 V	45				
I _{I(hold)}	V ₁ = 1.7 V	2.3 V	-45		μA		
	V ₁ = 0.8 V	3 V	75				
	$V_1 = 2 V$	3 V	-75				
	$V_{\rm I} = 0$ to 3.6 V ⁽²⁾	3.6 V		±500			
I _{OZ}	$V_{O} = V_{CC} \text{ or } GND$	3.6 V		±10	μA		
I _{CC}	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V		40	μA		
ΔI _{CC}	One input at V_{CC} - 0.6 V, Other inputs at V_{CC} or GNE	0 3 V to 3.6 V		750	μA		
Control	nnuts		3	3			
C _i Data in	$V_{I} = V_{CC} \text{ or GND}$	3.3 V	e	;	pF		
C _o Outputs	$V_{O} = V_{CC}$ or GND	3.3 V	7	,	pF		

(1)

All typical values are at V_{CC} = 3.3 V, T_A = 25°C. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to (2) another.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V	V _{CC} = ± 0.	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = ± 0.	3.3 V 3 V	UNIT
		(001F01)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	А	Y	(1)	1	5.3		5.3	1	3.9	ns
t _{en}	ŌĒ	Y	(1)	1	6.4		6.1	1	5	ns
t _{dis}	ŌĒ	Y	(1)	1	5.4		4.8	1	4.4	ns

(1) This information was not available at the time of publication.

SCES045D-JULY 1995-REVISED AUGUST 2004




OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
	Outputs enabled	$C_1 = 50 \text{ pF}, \text{ f} = 10 \text{ MHz}$	(1)	16	19	۳E
C _{pd} Power dissipation capacitance	Outputs disabled	$C_L = 50 \text{ pr}, I = 10 \text{ MHz}$	(1)	4	5	pF


(1) This information was not available at the time of publication.

PARAMETER MEASUREMENT INFORMATION $V_{cc} = 1.8 V$



NOTES: A. C_L includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR≤10 MHz, Z_O = 50 Ω, t_f≤2 ns. t_f≤2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .



IEXAS TRUMENTS www.ti.com

SN74ALVCH16240 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCES045D-JULY 1995-REVISED AUGUST 2004




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms



SCES045D-JULY 1995-REVISED AUGUST 2004



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2.5 ns. t_f ≤ 2.5 ns.

D. The outputs are measured one at a time, with one transition per measurement.

E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .

F. t_{PZL} and t_{PZH} are the same as t_{en} .

G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ALVCH16240DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16240	Samples
SN74ALVCH16240DL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16240	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM


10-Dec-2020


PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVCH16240DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVCH16240DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0



www.ti.com

5-Jan-2022

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74ALVCH16240DL	DL	SSOP	48	25	473.7	14.24	5110	7.87

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118


PowerPAD is a trademark of Texas Instruments.



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.




MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated