

ACNU-4804


Positive Logic High CMR Intelligent Power Module (IPM) and Gate Drive Interface **Optocoupler**

Description

The Broadcom® ACNU-4804 is a single-channel fast-speed optocoupler in SSO8 footprint. It contains a AlGaAs LED and photo detector with built-in Schmitt trigger to provide logic compatible waveforms, eliminating the need for additional wave shaping. The totem pole output eliminates the need for a pull-up resistor and allows for direct drive intelligent power modules. Minimized propagation delay differences between devices makes these optocouplers excellent solutions for improving inverter efficiency through reduced switching dead times.

The ACNU-4804 is suitable for IPM interface isolation, AC and brushless DC motor drives, industrial inverters and space-constrained industrial applications. This SSO8 package platform features wide 11-mm creepage and 10.5-mm clearance, high insulation voltage of V_{iorm} = 1414 V_{peak} and compact footprint which is 40% smaller than the 400-mil DIP8 package.

Functional Diagram



NOTE: A 0.1-µF bypass capacitor must be connected between pins V_{CC} and GND. Truth Table guaranteed: Vcc from 4.5V to 30V.

Features

- 11-mm creepage, 10.5-mm clearance in compact SSO8 package
- Positive output type (totem pole output)
- Wide supply voltage: 4.5V to 30V
- Maximum propagation delays, t_{PHL}/t_{PLH} at 150 ns/ 120 ns
- Propagation delay difference (PDD): minimum/ maximum at -130 ns/+130 ns
- Maximum pulse width distortion (PWD), 90 ns
- Hysteresis
- 50 kV/μs minimum common-mode rejection at V_{CM} =
- Guaranteed performance within temperature range: -40°C to +105°C
- Worldwide safety approval (pending):
 - UL1577 recognized, 5000Vrms/1min
 - CSA Approval
 - IEC 60747-5-5 Approval for Reinforced Insulation

Applications

- IPM interface isolation
- AC and brushless DC motor drives
- Industrial inverters
- General digital isolation

Truth Table (Non-Inverting Logic)

| LED | Output |
|-----|--------|
| ON | High |
| OFF | Low |

CAUTION! Take normal static precautions in handling and assembly of this component to prevent damage, degradation, or both that may be induced by ESD. The components featured in this data sheet are not to be used in military or aerospace applications or environments.

Ordering Information


ACNU-4804 is UL Recognized with 5000 V_{rms} for 1 minute per UL1577.

| | Option | | | | | | |
|-------------|-------------------|-----------------|---------------|---------------|---------|---------------|---------------|
| Part Number | RoHS Compliant | Package | Surface Mount | Tape and Reel | UL 1577 | IEC 60747-5-5 | Quantity |
| ACNU-4804 | -000E | 11-mm Stretched | Х | | Х | Х | 80 per tube |
| | -500E | SO8 | Х | X | Х | X | 1000 per reel |

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Package Outline Drawing

ACNU-4804 SSO8 Package



Solder Reflow Profile

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Non-halide flux should be used.

Regulatory Information

The ACNU-4804 is pending approval by the following organizations.

| UL | Approval under UL 1577, component recognition program up to V _{ISO} = 5000 V _{RMS} File E55361. |
|---------------|---|
| CSA | Approval under CSA Component Acceptance Notice #5, File CA 88324. |
| IEC 60747-5-5 | Maximum Working Insulation Voltage V _{iorm} = 1414V _{peak} |

Insulation and Safety Related Specifications

| Parameter | Symbol | ACNU-4804 | Units | Conditions |
|--|--------|-----------|-------|--|
| Minimum External Air Gap (External Clearance) | L(101) | 10.5 | mm | Measured from the input terminals to the output terminals, shortest distance through air. |
| Minimum External Tracking (External Creepage) | L(102) | 11.0 | mm | Measured from the input terminals to the output terminals, shortest distance path along body. |
| Minimum Internal Plastic Gap (Internal Clearance) | | 0.5 | mm | Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector. |
| Tracking Resistance (Comparative Tracking Index) | CTI | >300 | V | DIN IEC 112/VDE 0303 Part 1 |
| Isolation Group | | Illa | | Material Group (DIN VDE 0110, 1/89, Table 1) |

IEC 60747-5-5 Insulation Characteristics¹

| Description | Symbol | Characteristic | Units |
|--|------------------------|------------------|-------------------|
| Installation classification per DIN VDE 0110/39, Table 1 | | | |
| for rated mains voltage ≤ 600 V _{rms} | | I - IV | |
| for rated mains voltage ≤ 1000 V _{rms} | | I - III | |
| Climatic Classification | | 40/105/21 | |
| Pollution Degree (DIN VDE 0110/39) | | 2 | |
| Maximum Working Insulation Voltage | V _{IORM} | 1414 | V _{peak} |
| Input to Output Test Voltage, Method b^a V _{IORM} ×1.875 = V _{PR} , 100% Production Test with t_m = 1s, Partial discharge < 5 pC | V _{PR} | 2652 | V_{peak} |
| Input to Output Test Voltage, Method a^a $V_{IORM} \times 1.6 = V_{PR}$, Type and Sample Test, $t_m = 10s$, Partial discharge < 5 pC | V _{PR} | 2262 | Vpeak |
| Highest Allowable Overvoltage (Transient Overvoltage t _{ini} = 60s) | V _{IOTM} | 8000 | V _{peak} |
| Safety-limiting values – maximum values allowed in the event of a failure. | | | |
| Case Temperature | T _S | 175 | °C |
| Input Current | I _{S, INPUT} | 230 | mA |
| Output Power | P _{S, OUTPUT} | 600 | mW |
| Insulation Resistance at T _S , V _{IO} = 500V | R _S | >10 ⁹ | Ω |

a. Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulations section, (IEC 60747-5-5) for a detailed description of Method a and Method b partial discharge test profiles.

^{1.} These optocouplers are suitable for "safe electrical isolation" only within the safety limit data. Maintenance of the safety limit data shall be ensured by means of protective circuits.

Absolute Maximum Ratings

| Parameter | Symbol | Min. | Max. | Units |
|---------------------------------------|-----------------------|-----------------|----------------|-------|
| Storage Temperature | T _S | -55 | 125 | °C |
| Operating Temperature | T _A | -40 | 105 | °C |
| Average Forward Input Current | I _{F(avg)} | _ | 20 | mA |
| Peak Transient Input Current | I _{F(trans)} | | | |
| (≤1 μs pulse width, 300 pps) | , | _ | 1.0 | Α |
| (<200 µs pulse width, <1% duty cycle) | | _ | 40 | mA |
| Reversed Input Voltage | V_{R} | _ | 5 | V |
| Average Output Current | Io | _ | 50 | mA |
| Supply Voltage | V _{CC} | 0 | 35 | V |
| Output Voltage | Vo | -0.5 | 35 | V |
| Input Power Dissipation | P _l | 37 | | mW |
| Output Power Dissipation | Po | 173 n | | mW |
| Solder Reflow Temperature Profile | Re | fer to Solder F | Reflow Profile | 1 |

Recommended Operating Conditions

| Parameter | Symbol | Min. | Max. | Units |
|-----------------------------|-----------------|------|------|-------|
| Supply Voltage | V _{CC} | 4.5 | 30 | V |
| Input Current, High Level | I _{FH} | 12 | 20 | mA |
| Operating Temperature | T _A | -40 | 105 | °C |
| Forward Input Voltage (OFF) | $V_{F(OFF)}$ | | 0.8 | V |

Electrical Specifications (DC)

Over recommended operating $T_A = -40^{\circ}\text{C}$ to 105°C , $V_{CC} = 4.5\text{V}$ to 30V, $I_{F(ON)} = 12$ mA to 20 mA, $V_{F(OFF)} = 0\text{V}$ to 0.8V and unless otherwise specified. All typicals are at $T_A = 25^{\circ}\text{C}$.

| Parameter | Sym. | Min. | Тур. | Max. | Units | Conditions | Figure | Note |
|--|-------------------|----------------------|-----------------------|------|-------|--|---------|------|
| Logic Low Output Voltage | V _{OL} | _ | _ | 0.3 | V | I _{OL} = 3.5 mA | 1, 3 | |
| | | _ | _ | 0.5 | V | I _{OL} = 6.5 mA | | |
| Logic High Output Voltage | V_{OH} | V _{CC} -0.3 | V _{CC} -0.04 | _ | V | I _{OH} = -3.5 mA | 2, 3, 8 | |
| | | V _{CC} -0.5 | V _{CC} -1.07 | _ | V | I _{OH} = -6.5 mA | | |
| Logic Low Supply Current | I _{CCL} | _ | 1.5 | 3.0 | mA | $V_{CC} = 5.5V, V_F = 0V, I_O = 0 \text{ mA}$ | | |
| | | _ | 1.7 | 3.0 | mA | V_{CC} = 30V, V_{F} =0V, I_{O} = 0 mA | | |
| Logic High Supply Current | I _{CCH} | _ | 1.5 | 3.0 | mA | V_{CC} = 5.5V, I_F = 12 mA, I_O = 0 mA | | |
| | | _ | 1.7 | 3.0 | mA | V_{CC} = 30V, I_F = 12 mA, I_O = 0 mA | | |
| Threshold Input Current Low to High | I _{FLH} | _ | 4.0 | 8.7 | mA | | | |
| Threshold Input Voltage High to Low | V_{FHL} | 0.8 | _ | _ | V | I _F = 12 mA | | |
| Logic Low Output Current | I _{OL} | 125 | 200 | _ | mA | $V_{CC} = 5.5V, V_F = 0V, V_O = 5.5V$ | | а |
| | | 125 | 200 | _ | mA | V _{CC} = 30V, V _F = 0V, V _O = 30V | | |
| Logic High Output Current | I _{OH} | _ | -200 | -125 | mA | V_{CC} = 5.5V, I_F = 12 mA, V_O = 0V | | а |
| | | _ | -200 | -125 | mA | $V_{CC} = 30V$, $I_F = 12$ mA, $V_O = 0V$ | | |
| Input Forward Voltage | V_{F} | 1.3 | 1.5 | 1.7 | V | T _A = 25°C, I _F = 12 mA | 4 | |
| | | _ | _ | 1.85 | V | I _F = 12 mA | | |
| Input Reversed Breakdown Voltage | BV_R | 5 | _ | _ | V | I _R = 10 μA | | |
| Temperature Coefficient of Forward Voltage | ΔV _F / | _ | 1.7 | _ | mV/°C | I _F = 12 mA | | |
| Input Capacitance | C _{IN} | _ | 60 | _ | pF | f = 1 MHz, V _F = 0 | | b |

a. Output is sourced at -125 mA/125 mA with a maximum pulse width of 500 μ s.

b. Input capacitance is measured between pin 2 and pin 3.

Switching Specifications

Over recommended operating $T_A = -40^{\circ}\text{C}$ to 105°C , $V_{CC} = 4.5\text{V}$ to 30V, $I_{F(ON)} = 12$ mA to 20 mA, $V_{F(OFF)} = 0\text{V}$ to 0.8V and unless otherwise specified. All typicals are at $T_A = 25^{\circ}\text{C}$.

| Parameter | Symbol | Min. | Тур. | Max. | Units | Test Conditions | Figure | Note |
|---|--|------|------|------|-------|---|---------|------|
| Propagation Delay Time to Logic Low at Output | t _{PHL} | _ | 95 | 150 | ns | $C_L = 100 \text{ pF}, V_F = 0V$ $I_{F(ON)} = 12 \text{ mA} \rightarrow V_F = 0$ | 6, 7, 9 | а |
| | | _ | _ | 150 | ns | Loaded as per Figure 5 | 5 | b |
| Propagation Delay Time to Logic High at Output | t _{PLH} | _ | 75 | 120 | ns | $C_L = 100 \text{ pF},$ $V_F = 0V \rightarrow I_{F(ON)} = 12 \text{ mA}$ | 6, 7, 9 | а |
| | | _ | | 120 | ns | Loaded as per Figure 5 | 5 | b |
| Pulse Width Distortion | t _{PHL} -t _{PLH} = | | _ | 90 | ns | C _L = 100 pF | | С |
| | PWD | _ | _ | 90 | | Loaded as per Figure 5 | | |
| Propagation Delay Difference | PDD | -130 | _ | 130 | ns | C _L = 100 pF | | d |
| Between Any Two Parts | | -130 | _ | 130 | ns | Loaded as per Figure 5 | | |
| Output Rise Time (10% to 90%) | t _r | _ | 6 | _ | ns | | 5, 6 | |
| Output Fall time (90% to 10%) | t _f | _ | 6 | _ | ns | | 5, 6 | |
| Common Mode Transient Immunity at Logic High Output | CM _H | 50 | _ | _ | kV/µs | $T_A = 25^{\circ}C$ $V_{CM} = 1500V$, $I_F = 12 \text{ mA}, V_{CC} = 5V$ | 10 | е |
| Common Mode Transient Immunity at Logic Low Output | CM _L | 50 | _ | _ | kV/µs | T _A = 25°C, V _{CM} = 1500V, V _F = 0V, V _{CC} = 5V | 10 | е |

- a. The t_{PLH} propagation delay is measured from the 50% point on the leading edge of the input pulse to the 50% point on the leading edge of the output pulse. The t_{PHL} propagation delay is measured from the 50% point on the trailing edge of the input pulse to the 50% point on the trailing edge of the output pulse.
- b. The t_{PLH} propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3V point on the leading edge of the output pulse. The t_{PHL} propagation delay is measured from the 50% point on the trailing edge of the input pulse to the 1.3V point on the trailing edge of the output pulse.
- c. Pulse Width Distortion (PWD) is defined as $|t_{PHL} t_{PLH}|$ for any given device.
- d. The difference of t_{PLH} and t_{PHL} between any two devices under the same test condition.
- e. CM_H is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic high state, $V_O > 2.0V$. CM_L is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic low state, $V_O < 0.8V$. Note: Split resistors (R1 / R2) must be used at both ends of the LED.

Package Characteristics

All Typical at $T_A = 25$ C.

| Parameter | Symbol | Min. | Тур. | Max. | Units | Test Conditions Note | Note |
|---|------------------|------|------------------|------|------------------|---|---------|
| Input-Output Momentary Withstand Voltage ^a | V _{ISO} | 5000 | _ | _ | V _{rms} | RH ≤ 50%, t = 1 min., T _A = 25°C | a, b, c |
| Input-Output Resistance | R _{I-O} | 1 | 10 ¹⁴ | _ | Ω | V _{I-O} = 500 Vdc | b |
| Input-Output Capacitance | C _{I-O} | _ | 0.6 | _ | pF | f = 1 MHz, T _A = 25°C | b |

- a. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating, refer to the IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table (if applicable).
- b. The device considered a two-terminal device: pins 1, 2, 3, and 4 are shorted together and pins 5, 6, 7, and 8 are shorted together.
- c. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage. 4500 V_{RMS} for one second (leakage detection current limit, I_{LO} ≤ 5 µA). This test is performed before the 100% production test for partial discharge (Method b) shown in the IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table, if applicable.

UVLO

Figure 11 and Figure 12 show typical output waveforms during power-up and power-down processes.

Figure 1: Typical Logic Low Output Voltage vs. Temperature




Figure 2: Typical Logic High Output Voltage vs. Temperature




Figure 3: Typical Output Voltage vs. Forward Input Current





Figure 4: Typical Input Diode Forward Characteristic



Broadcom ACNU-4804-DS100

8

Figure 5: Test Circuit for t_{PLH} , t_{PHL} , t_{r} , and t_{f}




Figure 6: Test Circuit for t_{PLH} , t_{PHL} , t_{r} , and t_{f}




Figure 7: Typical Propagation Delay vs. Temperature




Figure 8: Typical Logic High Output Voltage vs. Supply Voltage




Figure 9: Typical Propagation Delay vs. Supply Voltage





Figure 10: Test Circuit for Common Mode Transient Immunity and Typical Waveforms



ACNU-4804-DS100 Broadcom

Figure 11: Vcc Ramp When LED ON





Figure 12: VCC Ramp When LED OFF



ACNU-4804-DS100 Broadcom

Broadcom, the pulse logo, Connecting everything, Avago Technologies, Avago, and the A logo are among the trademarks of Broadcom and/or its affiliates in the United States, certain other countries, and/or the EU. Copyright © 2019 Broadcom. All Rights Reserved. The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries. For more information, please visit www.broadcom.com. Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.