



www.ti.com SBOS444-DECEMBER 2008

# **4:1 HIGH-SPEED MULTIPLEXER**

- **<sup>2</sup> 500-MHz Small-Signal Bandwidth Video Router**
- 
- **0.1-dB Gain Flatness to 120 MHz High Speed PGA**
- **10-ns Channel-Switching Time**
- **Low Switching Glitch: 40 mV<sub>PP</sub>**
- 
- **0.035%/0.005° Differential Gain, Phase Controlled Baseline**
- **Quiescent Current = 10.6 mA One Assembly/Test Site**
- **1.1-mA Quiescent Current in Shutdown Mode One Fabrication Site**
- **88-dB Off Isolation in Disable or Shutdown Available in Military (–55°C/125°C), Temperature Range**(1) **(10 MHz)**

## **<sup>1</sup>FEATURES APPLICATIONS**

- 
- **500-MHz, 2-V LCD and Plasma Display PP Bandwidth**
	-
	-

## **SUPPORTS DEFENSE, AEROSPACE,** • **2300-V/**µ**s Slew Rate AND MEDICAL APPLICATIONS**

- 
- 
- 
- 
- **Extended Product Life Cycle**
- **Extended Product-Change Notification**
- **Product Traceability**
- (1) Additional temperature ranges available contact factory

## **DESCRIPTION**

The OPA4872 offers a very wideband 4:1 multiplexer in an SO-14 package. Using only 10.6 mA, the OPA4872 provides a user-settable output amplifier gain with greater than 500-MHz large-signal bandwidth (2  $V_{PP}$ ). The switching glitch is improved over earlier solutions using a new (patented) input stage switching approach. This technique uses current steering as the input switch while maintaining an overall closed-loop design. The OPA4872 exhibits an off isolation of 88dB in either Disable or Shutdown mode. With greater than 500-MHz small-signal bandwidth at a gain of 2, the OPA4872 gives a typical 0.1-dB gain flatness to greater than 120 MHz.

System power may be optimized using the chip-enable feature for the OPA4872. Taking the chip enable (EN) line high powers down the OPA4872 to less than 3.4 mA total supply current. Further power reduction to 1.1mA quiescent current can be achieved by bringing the shutdown (SD) line high. Muxing multiple OPA4872s outputs together, then using the chip enable to select which channels are active, increases the number of possible inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

Instruments

抱

**TEXAS** 



# **[OPA4872-EP](http://focus.ti.com/docs/prod/folders/print/opa4872-ep.html)**

<span id="page-2-0"></span>

#### **WWW.ti.com** SBOS444-DECEMBER 2008



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## **ORDERING INFORMATION(1)**



(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com.](http://www.ti.com)

(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

## **ABSOLUTE MAXIMUM RATINGS(1)**

Over operating free-air temperature range, unless otherwise noted.



(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.



## **PIN CONFIGURATION**

**SO-14**

### <span id="page-3-0"></span>SBOS444-DECEMBER 2008 www.ti.com

## **ELECTRICAL CHARACTERISTICS:**  $V_s = \pm 5$  **V**

At  $T_A$  = +25°C, G = +2 V/V, R<sub>F</sub> = 523  $\Omega$ , and R<sub>L</sub> = 150  $\Omega$ , unless otherwise noted.



(1) Test levels: (A) 100% tested at +25°C. Over temperature limits set by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

(2) Junction temperature = ambient for  $+25^{\circ}$ C tested specifications.<br>(3) Junction temperature = ambient at low temperature limit; junction Junction temperature = ambient at low temperature limit; junction temperature = ambient +9°C at high temperature limit for over temperature specifications.



## **ELECTRICAL CHARACTERISTICS: V<sup>S</sup> = ±5 V (continued)**

At T<sub>A</sub> = +25°C, G = +2 V/V, R<sub>F</sub> = 523 Ω, and R<sub>L</sub> = 150 Ω, unless otherwise noted.



<span id="page-5-0"></span>

<span id="page-6-0"></span>

## **TYPICAL CHARACTERISTICS (continued)**

At T<sub>A</sub> = +25°C, G = +2 V/V, R<sub>F</sub> = 523 Ω, and R<sub>L</sub> = 150 Ω, unless otherwise noted.



**WWW.ti.com** SBOS444-DECEMBER 2008

Texas **INSTRUMENTS** 

SBOS444-DECEMBER 2008 WWW.ti.com New York 2008

## **TYPICAL CHARACTERISTICS (continued)**

At T<sub>A</sub> = +25°C, G = +2 V/V, R<sub>F</sub> = 523 Ω, and R<sub>L</sub> = 150 Ω, unless otherwise noted.





## **TYPICAL CHARACTERISTICS (continued)**

At T<sub>A</sub> = +25°C, G = +2 V/V, R<sub>F</sub> = 523 Ω, and R<sub>L</sub> = 150 Ω, unless otherwise noted.



**WWW.ti.com** SBOS444-DECEMBER 2008

#### SBOS444-DECEMBER 2008 WWW.ti.com

## **TYPICAL CHARACTERISTICS (continued)**

At T<sub>A</sub> = +25°C, G = +2 V/V, R<sub>F</sub> = 523 Ω, and R<sub>L</sub> = 150 Ω, unless otherwise noted.



**[OPA4872-EP](http://focus.ti.com/docs/prod/folders/print/opa4872-ep.html)**

<span id="page-10-0"></span>Texas **INSTRUMENTS** 

**WWW.ti.com** SBOS444-DECEMBER 2008

## **APPLICATION INFORMATION**

## **WIDEBAND MULTIPLEXER OPERATION**

The OPA4872 gives a new level of performance in<br>wideband multiplexers. Figure 27 shows the channel selection is shown in Table 1. dc-coupled, gain of +2 V/V, dual power-supply circuit used as the basis of the ±5-V [Electrical](#page-3-0) [Characteristics](#page-3-0) and [Typical Characteristic](#page-5-0) curves. For  $test$  purposes, the input impedance is set to  $75$  Ω with a resistor to ground and the output impedance is set to 75  $\Omega$  with a series output resistor. Voltage swings reported in the specifications are taken directly at the input and output pins while load powers (in dBm) are defined at a matched 75- $\Omega$  load. For the circuit of Figure 27, the total effective load will be 150  $\Omega$  || 1046  $\Omega$  = 131  $\Omega$ . Logic pins A0 and A1 control which of the four inputs is selected while  $\overline{EN}$  and SD allow for power reduction. One optional component is The OPA4872 is in disable mode, with a quiescent included in Figure 27. In addition to the usual current of 3.4mA typical, when the  $\overline{EN}$  pin is set to included in Figure 27. In addition to the usual current of 3.4mA typical, when the EN pin is set to included in disable mode, the OPA4872 power-supply decoupling capacitors to ground, a 0.01-uF capacitor is included between the two power-supply pins. In practical printed circuit board SD pin can be used. Setting the SD pin to 5V places<br>(PCB) layouts, this optional added capacitor typically stated visition of the device in shutdown mode with a standin (PCB) layouts, this optional added capacitor typically be device in shutdown mode with a standing<br>improves the 2nd-harmonic distortion performance by a quiescent current of 1.1 mA. Note that in this improves the 2nd-harmonic distortion performance by 3 dB to 6 dB for bipolar supply operation. Shutdown mode, the OPA4872 requires 15ns to be

Even though the internal architecture of the OPA4872 includes current steering, it is advantageous to look at it as four switches looking into the noninverting

input of a current feedback amplifier. Depending on the logic applied to channel control pins A0 and A1, one switch is on at all times. Figure 27 represents the





is fully enabled in 6ns. For further power savings, the SD pin can be used. Setting the SD pin to 5V places fully powered again. The truth table for disable and shutdown modes can be found in Table 1.



**Figure 27. DC-Coupled, G = +2V/V Bipolar Specification and Test Circuit (Channel 0 Selected)**



### **2-BIT HIGH-SPEED PGA**

one [OPA695](http://focus.ti.com/docs/prod/folders/print/opa2691.html) used in series with each OPA4876 liput<br>and configured with gains of +1 V/V, +2 V/V, +4 V/V, gain to the matched load.<br>and +8 V/V, respectively.

When channel 0 is selected, the overall gain to the The OPA4872 can be used as a 2-bit, high-speed<br>programmable gain amplifier (PGA) when used in<br>conjunction with another amplifier. Figure 28 shows<br>one OPA695 used in series with each OPA4876 input<br>one OPA695 used in series



**Figure 28. 2-Bit, High-Speed PGA, Greater Than 300MHz Channel Bandwidth**



**WWW.ti.com** SBOS444-DECEMBER 2008

## **2-BIT, HIGH-SPEED ATTENUATOR 8-TO-1 VIDEO MULTIPLEXER**

In contrast to the PGA, a two-bit high-speed Two OPA4872s can be used together to form an attenuator can be implemented by using an R-2R 8-input video multiplexer. The multiplexer is shown in ladder together with the OPA4872. Figure 29 shows Figure 31. such an implementation.

Channel 0 sees the full input signal amplitude, where as channel 1 sees 1/2  $V_{\text{IN}}$ , channel 2 see 1/4  $V_{\text{IN}}$  and channel 3 sees  $1/8$  V<sub>IN</sub>.





## **4-INPUT RGB ROUTER**

Three OPA4872s can be used together to form a four-input RGB router. The router for the red component is shown in Figure 30. Identical stages would be used for the green and blue channels.







**Figure 31. 8-to-1 Video Multiplexer**

When connecting OPA4872 outputs together, maintain a gain of +1V/V at the load. The OPA4872 configuration shown is a gain of +6 dB; thus, the matching resistance must be selected to achieve  $-6$  dB.

The set of equations to solve is shown in Equation 1 and Equation 2. Here, the impedance of interest is 75 Ω.

$$
R_{O} = Z_{O} || (R_{O} + R_{F} + R_{G})
$$
  
1 +  $\frac{R_{F}}{R_{G}} = 2$  (1)

$$
R_F + R_G = 1046\Omega
$$
  
\n
$$
R_F = R_G
$$
\n(2)



<span id="page-13-0"></span>Solving for  $R_0$ , with *n* devices connected together, results in Equation 3:

$$
R_0 = \frac{75 \times (n-1) + 804}{2} \times \left[ \sqrt{1 + \frac{241200}{[75 \times (n-1) + 804]^2}} - 1 \right]
$$
(3)

<b>NUMBER OF OPA4872s</b>	$R_{O}(\Omega)$	
	69	
o	63.94	
	59.49	
5	55.59	
	52.15	

The two major limitations of this circuit are the device requirements for each OPA4872 and the acceptable return loss resulting from the mismatch between the load and the matching resistor.

## **DESIGN-IN TOOLS**

### **DEMONSTRATION FIXTURE**

A printed circuit board (PCB) is available to assist in the initial evaluation of circuit performance using the OPA4872. The fixture is offered free of charge as an unpopulated PCB, delivered with a user's guide. The summary information for this fixture is shown in Table 3.

**Table 3. OPA4872 Demonstration Fixture** 

<b>PACKAGE</b>	<b>ORDERING NUMBER</b>	<b>LITERATURE</b> <b>NUMBER</b>
SO-14	DEM-OPA-SO-1E	SBOU045

The demonstration fixture can be requested at the  $\alpha \rightarrow$  Buffer gain from the noninverting input to the Texas Instruments web site at [\(www.ti.com](http://www.ti.com)) through the OPA4872 product folder.

## **MACROMODELS AND APPLICATIONS SUPPORT**

SPICE is often useful when analyzing the performance of analog circuits and systems. This performance of analog circuits and systems. This The buffer gain is typically very close to 1.00 and is practice is particularly true for video and RF amplifier normally neglected from signal gain considerations. It practice is particularly true for video and RF amplifier a normally neglected from signal gain considerations. It<br>circuits, where parasitic capacitance and inductance a will however set the CMRB for a single on amp circuits, where parasitic capacitance and inductance will, however, set the CMRR for a single op amp<br>can have a major effect on circuit performance. A differential amplifier configuration. For a buffer gain SPICE model for the OPA4872 is available through  $\alpha < 1.0$ , the CMRR = –20 x log (1 –  $\alpha$ ) dB. the Texas Instruments web site at [www.ti.com.](http://www.ti.com) This model does a good job of predicting small-signal ac and transient performance under a wide variety of operating conditions. It does not do as well in predicting the harmonic distortion or dG/dP characteristics.

## **OPERATING SUGGESTIONS**

### **SETTING RESISTOR VALUES TO OPTIMIZE BANDWIDTH**

The output stage of the OPA4872 is a current-feedback op amp, meaning it can hold an almost constant bandwidth over signal gain settings with the proper adjustment of the external resistor Results for *n* varying from 2 to 6 are given in Table 2. values. This performance is shown in the [Typical](#page-5-0) [Characteristic](#page-5-0) curves; the small-signal bandwidth **Table 2. Series Resistance vs**<br>**Number of Parallel Outputs also show that the feedback resistor has been** curves also show that the feedback resistor has been  $R$  changed for each gain setting. The resistor values on the feedback path can be treated as frequency response compensation elements while the ratio sets the signal gain of the feedback resistor divided by the gain resistor. Figure 32 shows the small-signal frequency response analysis circuit for a current feedback amplifier.



**Figure 32. Recommended Feedback Resistor vs**

The key elements of this current-feedback op amp model are:

 $R_1 \rightarrow$  Buffer output impedance

 $i_{FRR} \rightarrow$  Feedback error current signal

Computer simulation of circuit performance using  $Z_{(s)} \rightarrow$  Frequency-dependent open-loop<br>SPICE is often useful when analyzing the transimpedance gain from  $I_{\text{ERR}}$  to  $V_{\Omega}$ 

differential amplifier configuration. For a buffer gain



R<sub>I</sub>, the buffer output impedance, is a critical portion of the bandwidth control equation.  $R<sub>1</sub>$  for the OPA4872 is typically about 30  $Ω$ . A current-feedback op amp senses an error current in the inverting node (as of Equation 5 (which is the feedback transimpedance) opposed to a differential input error voltage for a gives an optimal target of 663 Ω. As the signal gain voltage-feedback op amp) and passes this on to the output through an internal frequency dependent transimpedance gain. The [Typical Characteristics](#page-5-0) can be held constant by adjusting  $R_F$ . Equation 6<br>show this open-loop transimpedance response. This gives an approximate equation for optimum  $R_F$  over open-loop response is analogous to the open-loop voltage gain curve for a voltage-feedback op amp. Developing the transfer function for the circuit of

$$
\frac{V_{O}}{V_{I}} = \frac{\alpha \left(1 + \frac{R_{F}}{R_{G}}\right)}{R_{F} + R_{I} \left(1 + \frac{R_{F}}{R_{G}}\right)} = \frac{\alpha NG}{1 + \frac{R_{F} + R_{I} NG}{Z_{(S)}}}
$$

$$
NG = \left(1 + \frac{R_F}{R_G}\right) \tag{4}
$$

where the errors arising from a noninfinite open-loop shown in Figure 33 give a good starting point for where the errors arising from a noninfinite open-loop shown in Figure 33 give a good starting point for rain are show gain are shown in the denominator. If  $Z_{(S)}$  were infinite over all frequencies, the denominator of Equation 4 would reduce to 1 and the ideal desired signal gain shown in the numerator would be achieved. The fraction in the denominator of Equation 4 determines the frequency response. Equation 5 shows this as the loop-gain equation:

$$
\frac{Z_{(S)}}{R_F + R_I NG} = Loop Gain
$$
 (5)

If 20  $\times$  log(R<sub>F</sub> + NG  $\times$  R<sub>I</sub>) were drawn on top of the open-loop transimpedance plot, the difference between the two calculations would be the loop gain at a given frequency. Eventually,  $Z_{(S)}$  rolls off to equal the denominator of Equation  $5$ , at which point the loop gain reduces to 1 (and the curves intersect). This point of equality is where the amplifier **Figure 33. Feedback Resistor vs Noise Gain** closed-loop frequency response given by Equation 4 starts to roll off, and is exactly analogous to the frequency at which the noise gain equals the The total impedance going into the inverting input open-loop voltage gain for a voltage-feedback op may be used to adjust the closed-loop signal amp. The difference here is that the total impedance bandwidth. Inserting a series resistor between the in the denominator of Equation 5 may be controlled inverting input and the summing junction increases somewhat separately from the desired signal gain (or the feedback impedance (denominator of Equation 4), NG).

#### **WWW.ti.com** SBOS444-DECEMBER 2008

The OPA4872 is internally compensated to give a maximally flat frequency response for  $R_F = 523 \Omega$  at NG = 2 on ±5-V supplies. Evaluating the denominator changes, the contribution of the NG  $\times$  R<sub>1</sub> term in the feedback transimpedance will change, but the total gives an approximate equation for optimum  $R_F$  over signal gain:

$$
R_F = 663\Omega - NG \times R_1 \tag{6}
$$

[Figure 32](#page-13-0) gives Equation 4: As the desired signal gain increases, this equation will eventually predict a negative  $R_F$ . A somewhat subjective limit to this adjustment also can be set by holding R<sub>G</sub> to a minimum value of 20 Ω. Lower values load both the buffer stage at the input and the output stage, if  $R_F$  gets too low, actually decreasing the bandwidth. Figure 33 shows the recommended  $R_F$ versus NG for  $\pm$ 5-V operation. The values for  $R_F$ versus gain shown here are approximately equal to where: **the values** used to generate the Typical Characteristics. They differ in that the optimized values used in the [Typical Characteristics](#page-5-0) are also correcting for board parasitics not considered in the This formula is written in a loop-gain analysis format, simplified analysis leading to Equation 5. The values



One of the most demanding, yet very common load conditions, is capacitive loading. Often, the capacitive load is the input of an analog-to-digital converter (ADC)—including additional external capacitance that may be recommended to improve ADC linearity. A<br>high-speed device such as the OPA4872 can be very **R**<sub>s</sub>: Input resistance seen by R0, R1, G0, G1, B0, high-speed device such as the OPA4872 can be very susceptible to decreased stability and closed-loop or B1. response peaking when a capacitive load is placed **I<sub>b</sub>:** Noninverting input bias current directly on the output pin. When the device open-loop of the output pin. When the device open-loop<br>output resistance is considered, this capacitive load<br>introduces an additional pole in the signal path that<br>can decrease the phase margin Several external<br> $V_{s}$ . Positive supp can decrease the phase margin. Several external solutions to this problem have been suggested. When **V**<sub>s</sub>: Negative supply voltage the primary considerations are frequency response **PSRR+:** Positive supply PSRR flatness, pulse response fidelity, and/or distortion, the flatness, pulse response fidelity, and/or distortion, the **PSRR–:** Negative supply PSRR simplest and most effective solution is to isolate the canacitive load from the feedback loop by inserting a **V**<sub>OS</sub>: Input Offset Vol capacitive load from the feedback loop by inserting a series isolation resistor between the amplifier output  $E$ valuating the front-page schematic, using a and the capacitive load. This isolation resistor does worst-case  $+25\degree$ C offset voltage bias current and and the capacitive load. This isolation resistor does worst-case, +25°C offset voltage, bias current and not eliminate the pole from the loop response, but posed posed provided and operating at +6 V gives a rather shifts it and adds a zero at a higher frequency. worst-case output equal to Equation 8: The additional zero acts to cancel the phase lag from the capacitive load pole, thus increasing the phase margin and improving stability.

The [Typical Characteristics](#page-5-0) show the recommended  $R<sub>S</sub>$  versus capacitive load and the resulting frequency response at the load; see [Figure 5.](#page-5-0) Parasitic capacitive loads greater than 2 pF can begin to degrade the performance of the OPA4872. Long PCB traces, unmatched cables, and connections to The OPA4872 provides good distortion performance multiple devices can easily cause this value to be into a 150- $\Omega$  load on  $\pm$ 5-V supplies. Relative to exceeded. Always consider this effect carefully, and alternative solutions, it provides exceptional add the recommended series resistor as close as possible to the OPA4872 output pin (see the *[Board](#page-18-0)* fundamental signal reaches very high frequency or *[Layout Guidelines](#page-18-0)* section). power levels, the 2nd harmonic dominates the

### **DC ACCURACY**

- Output offset voltage  $(3 \text{ dB to } 6 \text{ dB}).$
- 
- 
- 
- 

aside, the output offset voltage envelope can be described as shown in Equation 7: dB, whereas the 3rd harmonic increases by less than



 $10mV + 750 \times 14 \mu A \times 2$ PSRR specifications and operating at  $\pm 6$  V, gives a

$$
\pm 1011V + 752 \times \pm 14 \mu A \times 2
$$
  
+523 $\Omega$  x ±18 $\mu$ A ± | 5 – 6 | x 10<sup>- $\frac{50}{20}$</sup>   
± |-5 – (-6) | x 10<sup>- $\frac{51}{20}$</sup>   
= ±29.2mV (8)

### **DISTORTION PERFORMANCE**

distortion with a negligible 3rd harmonic component. Focusing then on the 2nd harmonic, increasing the The OPA4872 offers excellent dc signal accuracy.<br>
Parameters that influence the output dc offset voltage<br>  $(0.01 \text{ }\mu\text{F})$  between the supply decoupling capacitor<br>
are: operation) improves the 2nd-order distortion slightly

Input bias current<br>
Gain error<br>
Gain error<br>
Gain error<br>
In most op amps, increasing the output voltage swing<br>
In most op amps, increasing the output voltage swing Gain error<br>
Fower-supply rejection ratio<br>
Characteristics show the 2nd harmonic increasing at Characteristics show the 2nd harmonic increasing at • Temperature a little less than the expected 2X rate while the 3rd harmonic increases at a little less than the expected Leaving both temperature and gain error parameters 3X rate. Where the test power doubles, the 2nd<br>aside the output offset voltage envelope can be barmonic increases only by less than the expected 6 the expected 12 dB.



# **[OPA4872-EP](http://focus.ti.com/docs/prod/folders/print/opa4872-ep.html)**



**WWW.ti.com** SBOS444-DECEMBER 2008

### **NOISE PERFORMANCE**

The OPA4872 offers an excellent balance between voltage and current noise terms to achieve low output (9) noise. The inverting current noise (19 pA/ $\sqrt{Hz}$ ) is<br>significantly lower than earlier solutions, while the<br>input voltage noise (4.5 nV/ $\sqrt{Hz}$ ) is lower than most<br>unity-gain stable, wideband, voltage-feedback op<br>unity-ga amps. As long as the ac source impedance looking out of the noninverting node is less than 100  $Ω$ , this current noise will not contribute significantly to the total output noise. The op amp input voltage noise and the two input current noise terms combine to give Levaluating these two equations for the OPA4872<br>low output noise under a wide variety of operating circuit and component values (see Figure 27) gives a low output noise under a wide variety of operating circuit and component values (see [Figure 27\)](#page-10-0) gives a conditions. Figure 34, shows the OPA4872 noise total output spot noise voltage of 14.2 nV/ $\sqrt{Hz}$  and a conditions. Figure 34 shows the OPA4872 noise total output spot noise voltage of 14.2 nV/√Hz and a<br>Analysis model with all the noise terms included In total equivalent input spot noise voltage of 7.1 analysis model with all the noise terms included. In total equivalent input spot noise voltage of 7.1 this model, all noise terms are taken to be noise  $nV/\sqrt{Hz}$ . This total input-referred spot noise voltage is this model, all noise terms are taken to be noise  $nV/\sqrt{Hz}$ . This total input-referred spot noise voltage is vo voltage or current density terms in either nV/ $\sqrt{Hz}$  or pA/√Hz. OPA4872 voltage noise alone. This voltage reflects



**Figure 34. Op Amp Noise Analysis Model**

The total output spot noise voltage can be computed as the square root of the sum of all squared output noise voltage contributors. Equation 9 shows the general form for the output noise voltage using the terms shown in [Figure 35](#page-17-0).

$$
E_{O} = \sqrt{\left(E_{NI}^{2} + (I_{BN}R_{S})^{2} + 4kTR_{S}\right)NG^{2} + (I_{BI}R_{F})^{2} + 4kTR_{F}NG}
$$

$$
E_{O} = \sqrt{E_{NI}^{2} + (I_{BN}R_{S})^{2} + 4kTR_{S} + (\frac{I_{BI}R_{F}}{NG})^{2} + \frac{4kTR_{F}}{NG}}
$$
(10)

the noise added to the output by the inverting current noise times the feedback resistor. If the feedback resistor is reduced in high-gain configurations, the total input-referred voltage noise given by Equation 10 approaches only the 4.5 nV/ $\sqrt{Hz}$  of the op amp itself. For example, going to a gain of +10 using  $R_F = 178 \Omega$  gives a total input-referred noise of 4.7 nV/√Hz.



### <span id="page-17-0"></span>**THERMAL ANALYSIS**

Operating junction temperature  $(T_J)$  is given by  $T_A$  +<br>P<sub>D</sub> ×  $\theta_{JA}$ . The total internal power dissipation (P<sub>D</sub>) is Note that it is the power in the output stage and not in<br>the sum of quiescent power (P<sub>DQ</sub>) and additi power dissipated in the output stage  $(P_{DL})$  to deliver

load power. Quiescent power is simply the specified no-load supply current times the total supply voltage Heatsinking or forced airflow may be required under<br>extreme operating conditions. Maximum desired<br>junction temperature sets the maximum allowed<br>internal power dissipation as discussed in this<br>document. In no case should t document. In no case should the maximum junction<br>temperature be allowed to exceed +150°C.<br>where R<sub>L</sub> includes feedback network loading. where  $R_L$  includes feedback network loading.



**Figure 35. OPA4872 Noise Analysis Model**

<span id="page-18-0"></span>

As a worst-case example, compute the maximum  $T_J$  Again, keep their leads and PCB trace length as short using an OPA4872ID in the circuit of Figure 27 as possible. Never use wirewound type resistors in a using an OPA4872ID in the circuit of [Figure 27](#page-10-0) operating at the maximum specified ambient high-frequency application. Other network temperature of +85°C with its output driving a components, such as noninverting input termination grounded 100-Ω load to +2.5 V: resistors, should also be placed close to the package.

 $P_D = 10V \times 11.7mA + (5^2/[4 \times (150 \Omega || 1046 \Omega)]) = 165mW$ 

Maximum  $T_J = +85^{\circ}C + (165 \text{mW} \times 80^{\circ} \text{C/W}) = 98^{\circ}C$ 

maximum junction temperature. Normally, this extreme case is not encountered. The extreme case is not encountered.

## **BOARD LAYOUT GUIDELINES**

**a) Minimize parasitic capacitance to any ac** impedance transmission line using microstrip or capacitance on the output pin can cause instability; for microstrip and stripline layout techniques). A 50- $\Omega$  on the noninverting input, it can react with the source environment is normally not necessary on the board. on the noninverting input, it can react with the source environment is normally not necessary on the board, impedance to cause unintentional bandlimiting. To and in fact, a higher impedance environment impedance to cause unintentional bandlimiting. To and in fact, a higher impedance environment reduce unwanted capacitance, a window around the improves distortion as shown in the Distortion versus reduce unwanted capacitance, a window around the improves distortion as shown in the Distortion versus signal I/O pins should be opened in all of the ground Load plot: see Figure 7. With a characteristic board signal I/O pins should be opened in all of the ground Load plot; see [Figure 7](#page-6-0). With a characteristic board<br>and power planes around those pins. Otherwise, trace impedance defined based on board material

b) Minimize the distance (< 0.25") from the well as a terminating shunt resistor at the input of the **power-supply pins to high frequency 0.1-**µ**F** destination device. Remember also that the **device of the device** pins to **Example the coupling capacitors.** At the device pins, the terminating impedance is the parallel combination of<br>ground and power plane layout should not be in close<br>proximity to the signal I/O pins. Avoid narrow power<br>and

**c) Careful selection and placement of external** be some signal attenuation because of the voltage **performance of the OPA4872.** Resistors should be terminating impedance. a very low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Metal-film and carbon composition, axially-leaded resistors can also provide good high-frequency performance.

#### **WWW.ti.com** SBOS444-DECEMBER 2008

**d) Connections to other wideband devices on the board may be made with short direct traces or through onboard transmission lines.** For short connections, consider the trace and the input to the This worst-case condition does not exceed the next device as a lumped capacitive load. Relatively<br>maximum junction, temperature. Normally, this wide traces (50mils to 100mils) should be used, around them.

Estimate the total capacitive load and set  $R_S$  from the plot of Figure 5. Low parasitic capacitive loads Achieving optimum performance with a plot of [Figure 5.](#page-5-0) Low parasitic capacitive loads<br>high-frequency amplifier such as the OPA4872 (greater than 5 pF) may not need an  $R_S$  because the<br>requires careful attention to board l stripline techniques (consult an ECL design handbook trace impedance defined based on board material ground and power planes should be unbroken and trace dimensions, a matching series resistor into elsewhere on the board.<br>the trace from the output of the OPA4872 is used as the trace from the output of the OPA4872 is used as well as a terminating shunt resistor at the input of the to 6.8 µF) decoupling capacitors, effective at lower<br>frequency, should also be used on the main supply<br>pins. These capacitors may be placed somewhat<br>farther from the device and may be shared among<br>several devices in the sa divider formed by the series output into the

**e) Socketing a high-speed part like the OPA4872 is not recommended.** The additional lead length and pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network that can make it almost impossible to achieve a smooth, stable frequency response. Best results are obtained by soldering the OPA4872 onto the board.

## **INPUT AND ESD PROTECTION**

The OPA4872 is built using a very high-speed complementary bipolar process. The internal junction complementary bipolar process. The internal junction<br>breakdown voltages are relatively low for these very<br>small geometry devices. These breakdowns are<br>reflected in the [Absolute Maximum Ratings](#page-2-0) table. All<br>device pins have l



**Figure 36. Internal ESD Protection**

parts driving into the OPA4872), current-limiting series resistors should be added into the two inputs. Keep these resistor values as low as possible because high values degrade both noise performance and frequency response.





**TEXAS** 

## **TAPE AND REEL INFORMATION**

**ISTRUMENTS** 





#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**







www.ti.com www.ti.com 3-Jun-2022

# **PACKAGE MATERIALS INFORMATION**



\*All dimensions are nominal



 $D (R-PDSO-G14)$ 

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- 6 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





**NOTES:** A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations. E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated