# CMOS IC 32K-byte FROM and 2048-byte RAM integrated 8-bit 1-chip Microcontroller



## **Overview**

The LC87F7932B is an 8-bit microcontroller that, centered around a CPU running at a minimum bus cycle time of 250ns, integrates on a single chip a number of hardware features such as 32K-byte flash ROM (onboard programmable), 2048-byte RAM, an on-chip debugger, an LCD controller/driver, two sophisticated 16-bit timers/counters (may be divided into 8-bit timers), two 16-bit timers/counters (may be divided into 8-bit timers), two 16-bit timers/counters (may be divided into 8-bit timers or 8-bit PWMs), four 8-bit timers with a prescaler, a real time clock function (RTC), a base timer serving as a time-of-day clock, a synchronous SIO interface with automatic transfer function, an asynchronous/synchronous SIO interface, a UART interface (full duplex), a 7-channel AD converter with a 12-/8-bit resolution selector, a high-speed clock counter, a system clock frequency divider, an internal reset circuit, and a 21-source 10-vector interrupt function.

## Features

#### ■Flash ROM

- Capable of on-board programming with a wide supply voltage range of 3.0V to 5.5V
- 128-byte block erase
- 32768 × 8 bits

#### ■RAM

- $2048 \times 9$  bits
- ■Minimum Bus Cycle Time
  - 250ns (4MHz) V<sub>DD</sub>=2.4V to 3.6V Note: The bus cycle time here refers to the ROM read speed.
- ■Minimum Instruction Cycle Time (tCYC)
  - 750ns (4MHz) VDD=2.4V to 3.6V

\* This product is licensed from Silicon Storage Technology, Inc. (USA).

■Operating Temperature Range

•  $-40^{\circ}$ C to  $+85^{\circ}$ C

#### ■Ports

| 21 (P0n, P1n, P30, P70 to P73)                  |
|---|
|   |
| 3 (DBGP0 (P05) to DBGP2 (P07))                  |
| 8 (P1n)   |
|   |
| 32 (S00 to S31)                                 |
| 4 (COM0 to COM3)                                |
| 5 (V1 to V3, CUP1, CUP2)                        |
|   |
| 36 (LPAn, LPBn, LPCn, LPL0 to LPL3, P1n)        |
| 4 (CF1, CF2, XT1, XT2)                          |
| $1(\overline{\text{RES}})$                      |
| $5 (V_{SS1}, V_{SS2}, V_{DD1}, V_{DD2}, V_{2})$ |
|   |
|   |
|   |
|   |
| e I/O ports.                                    |
|   |
|   |
|   |
|   |
|   |

An LCD panel that supports the V2 (=V<sub>DD</sub>) × 1.5[V] must be used when 1/3 bias is selected. If the supply voltage V<sub>DD</sub> is 3.0V, for example, use an LCD panel that supports 4.5V.

2) 1/2 bias V1: 1.2V to 1.8V
V2: 2.4V to 3.6V
V3: 2.4V to 3.6V
(Connect V2 and V3 externally.)
An LCD panel that supports the V2 (=V<sub>DD</sub>)[V] must be used when 1/2 bias is selected.
If the supply voltage V<sub>DD</sub> is 3.0V, for example, use an LCD panel that supports 3.0V.

#### ■Timers

• Timer 0: 16 bit timer/counter with a capture register

Mode 0: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers) × 2 channels Mode 1: 8 bit timer with an 8-bit programmable prescaler (with an 8-bit capture register) + 8-bit counter (with an 8-bit capture register)

- Mode 2: 16 bit timer with an 8-bit programmable prescaler (with a 16-bit capture register)
- Mode 3: 16 bit counter (with a 16 bit capture register)
- Timer 1: 16 bit timer/counter that supports PWM/toggle output
  - Mode 0: 8-bit timer with an 8-bit prescaler (with toggle output) + 8-bit timer/counter (with toggle output) Mode 1: 8-bit PWM with an 8-bit prescaler × 2 channels
    - Mode 2: 16 bit timer/counter with an 8-bit prescaler (with toggle output)
      - (Toggle outputs also from the low-order 8 bits)
    - Mode 3: 16 bit timer with an 8-bit prescaler (with toggle output)
  - (The low-order 8 bits can be used as a PWM.)
- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle output)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle output)
- Base Timer
  - (1) The clock can be selected from any of the following:
  - Subclock (32.768kHz crystal oscillator/low-speed RC oscillator), system clock, and timer 0 prescaler output.
- (2) Interrupts can be generated at five specified time intervals.

■High-speed Clock Counter

- (1) Capable of counting a clock with a maximum clock rate of 8MHz (at a main clock of 4MHz).
- (2) Real-time output

#### ■Serial Interface

- SIO0: 8-bit synchronous serial interface
  - (1) Synchronous 8-bit serial I/O (2- or 3-wire configuration, 4/3 to 512/3 tCYC transfer clock rate)
  - (2) Continuous data transfer (variable length data transfer in bit units from 1 to 256 bits, 4/3 to 512/3 tCYC transfer clock rate)
  - (3) Bi-phase modulation
    - Manchester/Bi-phase-Space data transfer
  - (4) LSB first/MSB first selectable
  - (5) SPI function: HOLD/X'tal HOLD mode release function upon receipt of a 1-byte (8-bit clock).
- SIO1: 8-bit asynchronous/synchronous serial interface
  - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clock rate) Mode 1: Asynchronous serial I/O (half duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrate) Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clock rate) Mode 3: Bus mode 2 (start detection, 8 data bits, stop detection)

#### ■UART

- Full duplex
- Data length: 7/8/9 bits selectable
- 1 stop bit (2 bits in continuous data transmission)
- Built-in baudrate generator
- Operating mode: Programmable transfer mode, fixed-rate transfer mode
- Transfer data conversion: Normal (NRZ), Manchester encoding
- AD Converter: 12 bits/8 bits  $\times$  7 channels
  - 12-/8-bit AD converter resolution selectable
- Remote Control Receiver Circuit (multiplexed with the P73/INT3/T0IN pin)
  - Noise rejection function (Noise filter time constant selectable from 1/32/128 tCYC)
- ■Watchdog Timer
  - Generation of interrupt or system reset selectable
  - Two types of watchdog timer
    - (1) Watchdog timer using an external RC circuit
    - (2) Watchdog timer using the microcontroller's base timer
  - Detection intervals (1/2/4/8 seconds) can be selected for the watchdog timer that uses the base timer by configuring options.
- ■Buzzer Output
  - Generates buzzer output from P17 using the base timer.

#### Real Time Clock (RTC)

- (1) Uses the base timer to count the calendar years, months, days, hours, minutes, and seconds.
- (2) Calendar counts up to December 31, 2799 and calculates leap years automatically
- (3) The RTC uses the Gregorian calendar, which maintains GMT (Greenwich Mean Time).

#### ■Internal Reset Function

- Power-on-reset (POR) function
  - (1) The POR causes a system reset only when power is turned on.

#### ■Interrupts:

• 21 sources, 10 vectors

- (1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt request of the level equal to or lower than the current interrupt is not accepted.
- (2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the lowest vector address takes precedence.

| No. | Vector Address | Level  | Interrupt Source    |
|-----|----------------|--------|---------------------|
| 1   | 00003H         | X or L | INT0                |
| 2   | 0000BH         | X or L | INT1                |
| 3   | 00013H         | H or L | INT2/T0L            |
| 4   | 0001BH         | H or L | INT3/base timer/RTC |
| 5   | 00023H         | H or L | тон                 |
| 6   | 0002BH         | H or L | T1L/T1H             |
| 7   | 00033H         | H or L | SIO0/UART1-receive  |
| 8   | 0003BH         | H or L | SIO1/UART-send      |
| 9   | 00043H         | H or L | ADC/T6/T7/SPI       |
| 10  | 0004BH         | H or L | Port 0/T4/T5        |

<sup>•</sup> Priority level: X > H > L

#### ■Subroutine Stack Levels:

• Up to 1024 levels max. (Stack is allocated in RAM.)

■High-speed Multiplication/Division Instructions

- 16 bits  $\times$  8 bits (5 tCYC execution time)
- 24 bits  $\times$  16 bits (12 tCYC execution time)
- 16 bits ÷ 8 bits (8 tCYC execution time)
- 24 bits  $\div$  16 bits (12 tCYC execution time)

#### ■Oscillator Circuits

- On-chip high-speed RC oscillator: For system clock (500kHz typ)
- On-chip low-speed RC oscillator: For system clock (50kHz typ)
- CF oscillator: For system clock, Rf built in, Rd external
- Crystal oscillator: For low-speed system clock, Rf built in
- On-chip variable modulation frequency RC oscillator (VMRC): For system clock
  - (1) Adjustable in  $\pm 4\%$  (typ) step from a selected center frequency
  - (2) Can measure the frequency of the source oscillator clock using an input signal from the XT1 pin as a reference.

System Clock Divider

- Low consumption current operation possible
- The minimum instruction cycle can be selected from among 750ns, 1.5µs, 3.0µs, 6.0µs, 12µs, 24µs, 48µs, 96µs, and 192µs (at a main clock rate of 4MHz).

#### System Clock Output

• The system clock can be output from the P04 pin.

<sup>•</sup> For equal priority levels, the interrupt with the lowest vector address is given priority.

■Standby Function

- HALT mode: HALT mode is used to reduce power consumption.
- Halts instruction execution while allowing the peripheral circuits to continue operation.

(Some serial transfer functions are suspended.)

- (1) Oscillators do not stop automatically.
- (2) Released by a system reset or occurrence of an interrupt
- HOLD mode: HOLD mode is used to reduce power consumption.
  - Suspends instruction execution and operation of the peripheral circuits.
    - (1) CF oscillator, RC oscillators, crystal oscillator, and VMRC oscillator stop automatically.
    - (2) There are five ways of releasing HOLD mode.
      - 1) Low level input to the reset pin
      - 2) Watchdog timer interrupt
      - 3) Specified level input to at least one of INT0, INT1, and INT2 pins
      - 4) Port 0 interrupt
      - 5) SPI interrupt by receiving 1-byte (8-bit clock)
- X'tal HOLD mode: X'tal HOLD mode is used to reduce power consumption.
  - Suspends instruction execution and the operation of the peripheral circuits except the base timer.
  - (1) CF oscillator, RC oscillators, and VMRC oscillator stop automatically.
  - (2) The state of the crystal oscillator when X'tal HOLD mode is entered is retained.
  - (3) There are seven ways of releasing X'tal HOLD mode.
    - 1) Low level input to the reset pin
    - 2) Watchdog timer interrupt
    - 3) Specified level input to at least one of INT0, INT1, and INT2 pins
    - 4) Port 0 interrupt
    - 5) Base-timer interrupt
    - 6) RTC interrupt
    - 7) SPI interrupt by receiving 1-byte (8-bit clock)
- ■On-chip Debugger
  - Supports software debugging with the IC mounted on the target board.
- ■Package Form
  - QIP64E (14×14) (Lead-and-halogen-free product)
  - TQFP64J (7×7) (Lead-and-halogen-free product)
  - SQFP64 (10×10) (Lead-and-halogen-free product)
- ■Development Tools
  - On-chip debugger: TCB87 TypeB+LC87F7932B

Flash ROM Programming Boards

| Package        | Programming Boards |
|----------------|--------------------|
| QIP64E (14×14) | W87F70256Q         |
| TQFP64J (7×7)  | W87F70256TQ7       |
| SQFP64 (10×10) | W87F79256SQ        |

| Maker   |               | Model                 | Supported Version   | Device     |  |
|---|---------------|-----------------------|---------------------|------------|--|
|   | Single        | AF9708/AF9709/AF9709B | Rev 03.04 or later  |            |  |
| Flash Support Group, Inc.<br>(Formerly Ando Electric Co., Ltd.) |               | AF9723 (Main unit)    | Rev 0x.xx or later  | LC87F2832A |  |
|   | Ganged        | AF9833 (Unit)         | Rev 0x.xx or later  |            |  |
| Our company   | Single/ganged | SKK/SKK Type B        | Application Version |            |  |
|   | Single/ganged | (SANYO FWS)           | 1.05A or later      | LC87F7932B |  |
|   | Onboard       | SKK/SKK Type B        | Chip Data Version   | LG0/F/932B |  |
|   | Single/ganged | (SANYO FWS)           | 2.25 or later       |            |  |


For information about AF-Series:

Flash Support Group, Inc.

TEL: +81-53-459-1050 E-mail: sales@j-fsg.co.jp


## Package Dimensions

unit : mm (typ) 3159A




## Package Dimensions

unit : mm (typ)




## **Package Dimensions**

unit : mm (typ) 3190A



## **Pin Assignment**




QIP64E (14×14) "Lead-and-halogen-free product" TQFP64J (7×7) "Lead-and-halogen-free product" SQFP64 (10×10) "Lead-and-halogen-free product"

| PIN No. | NAME               |
|---------|--------------------|
| 1       | P70/INT0/T0LCP/AN5 |
| 2       | P71/INT1/T0HCP/AN6 |
| 3       | P72/INT2/T0IN/NKIN |
| 4       | P73/INT3/T0IN      |
| 5       | V <sub>DD</sub> 2  |
| 6       | V <sub>SS</sub> 2  |
| 7       | P10/SO0/S24        |
| 8       | P11/SI0/SB0/S25    |
| 9       | P12/SCK0/S26       |
| 10      | P13/SO1/S27        |
| 11      | P14/SI1/SB1/S28    |
| 12      | P15/SCK1/S29       |
| 13      | P16/T1PWML/S30     |
| 14      | P17/T1PWMH/BUZ/S31 |
| 15      | CUP1               |
| 16      | CUP2               |
| 17      | VDC                |
| 18      | V1                 |
| 19      | V2                 |
| 20      | V3                 |
| 21      | COM0/LPL0          |
| 22      | COM1/LPL1          |
| 23      | COM2/LPL2          |
| 24      | COM3/LPL3          |
| 25      | S00/LPA0           |
| 26      | S01/LPA1           |
| 27      | S02/LPA2           |
| 28      | S03/LPA3           |
| 29      | S04/LPA4           |
| 30      | S05/LPA5           |
| 31      | S06/LPA6           |
| 32      | S07/LPA7           |

| PIN NO. | NAME              |
|---------|-------------------|
| 33      | S08/LPB0          |
| 34      | S09/LPB1          |
| 35      | S10/LPB2          |
| 36      | S11/LPB3          |
| 37      | S12/LPB4          |
| 38      | S13/LPB5          |
| 39      | S14/LPB6          |
| 40      | S15/LPB7          |
| 41      | S16/LPC0          |
| 42      | S17/LPC1          |
| 43      | S18/LPC2          |
| 44      | S19/LPC3          |
| 45      | S20/LPC4          |
| 46      | S21/LPC5          |
| 47      | S22/LPC6          |
| 48      | S23/LPC7          |
| 49      | RES               |
| 50      | XT1               |
| 51      | XT2               |
| 52      | V <sub>SS</sub> 1 |
| 53      | CF1               |
| 54      | CF2               |
| 55      | V <sub>DD</sub> 1 |
| 56      | P00/UTX1/AN0      |
| 57      | P01/RTX1/AN1      |
| 58      | P02/AN2           |
| 59      | P03/AN3           |
| 60      | P04/CKO/AN4       |
| 61      | P05/DBGP0         |
| 62      | P06/T6O/DBGP1     |
| 63      | P07/T7O/DBGP2     |
| 64      | P30               |

# System Block Diagram



# **Pin Description**

| Pin Name                                 | I/O                                    | Description  |      |  |  |  |
|--|--|--|------|--|--|--|
| V <sub>SS</sub> 1, V <sub>SS</sub> 2     | -                                      | Power supply (-)   |      |  |  |  |
| V <sub>DD</sub> 1, V <sub>DD</sub> 2, V2 | -                                      | Power supply (+)   |      |  |  |  |
| VDC                                      | -                                      | Internal power supply  |      |  |  |  |
| CUP1, CUP2                               | -                                      | Capacitor connecting pins for step-up/step-down circuits                                     |      |  |  |  |
| Port 0                                   | I/O                                    | • 8-bit I/O port   | Yes  |  |  |  |
| P00 to P07                               | • I/O can be specified in 1-bit units. | 100  |      |  |  |  |
|  |  | Pull-up resistors can be turned on and off in 1-bit units.                                   |      |  |  |  |
|  |  | HOLD release input   |      |  |  |  |
|  |  | Port 0 interrupt input   |      |  |  |  |
|  |  | Multiplexed functions  |      |  |  |  |
|  |  | P00: UART1 transmit data output  |      |  |  |  |
|  |  | P01: UART1 receive data input  |      |  |  |  |
|  |  | P04: System clock output   |      |  |  |  |
|  |  | P05: DBGP0 (LC87F7932B)  |      |  |  |  |
|  |  | P06: Timer 6 toggle output/DBGP1 (LC87F7932B)  |      |  |  |  |
|  |  | P07: Timer 7 toggle output/DBGP2 (LC87F7932B)  |      |  |  |  |
|  |  | AD converter input ports: AN0 (P00) to AN4 (P04)   |      |  |  |  |
| Port 1                                   | I/O                                    | • 8-bit I/O port   | Yes  |  |  |  |
| P10/S24 to                               |  | <ul> <li>I/O can be specified in 1-bit units.</li> </ul>                                     |      |  |  |  |
| P17/S31                                  |  | Pull-up resistors can be turned on and off in 1-bit units.                                   |      |  |  |  |
|  |  | Multiplexed functions  |      |  |  |  |
|  |  | P10: SIO0 data output  |      |  |  |  |
|  |  | P11: SIO0 data input or bus I/O<br>P12: SIO0 clock I/O                                       |      |  |  |  |
|  |  | P13: SIO1 data output  |      |  |  |  |
|  |  | P14: SIO1 data input or bus I/O  |      |  |  |  |
|  |  | P15: SIO1 clock I/O  |      |  |  |  |
|  |  | P16: Timer 1 PWML output   |      |  |  |  |
|  |  | P17: Timer 1 PWMH output/buzzer output   |      |  |  |  |
|  |  | Segment output for LCD: S24 (P10) to S31 (S17)   |      |  |  |  |
| Port 3                                   | I/O                                    | •1-bit I/O port  | Yes  |  |  |  |
| P30                                      |  | I/O can be specified in 1-bit units.   |      |  |  |  |
|  |  | Pull-up resistors can be turned on and off in 1-bit units.                                   |      |  |  |  |
| Port 7                                   | I/O                                    | 4-bit I/O port   | No   |  |  |  |
| P70 to P73                               |  | I/O can be specified in 1-bit units.   |      |  |  |  |
|  |  | Pull-up resistors can be turned on and off in 1-bit units.                                   |      |  |  |  |
|  |  | Multiplexed functions  |      |  |  |  |
|  |  | P70: INT0 input/HOLD release input/timer 0L capture input/output for watchdog timer          |      |  |  |  |
|  |  | P71: INT1 input/HOLD release input/timer 0H capture input                                    |      |  |  |  |
|  |  | P72: INT2 input/HOLD release input/timer 0 event input/timer 0L capture input/high-speed clc | ck   |  |  |  |
|  |  | counter input  |      |  |  |  |
|  |  | P73: INT3 input (with noise filter)/timer 0 event input/timer 0H capture input               |      |  |  |  |
|  |  | AD converter input ports: AN5 (P70), AN6 (P71)   |      |  |  |  |
|  |  | Interrupt acknowledge type   | -, I |  |  |  |
|  |  | Rising Falling Rising and falling H level L level  | -    |  |  |  |
|  |  | INTO Enable Enable Disable Enable Enable   |      |  |  |  |
|  |  | INT1 Enable Enable Disable Enable Enable   |      |  |  |  |
|  |  | INT2 Enable Enable Enable Disable Disable  |      |  |  |  |
|  |  | INT3 Enable Enable Enable Disable Disable  |      |  |  |  |

Continued on next page.

| Pin name     | I/O | Description  | Option |
|--------------|-----|--|--------|
| S00/LPA0 to  | I/O | Segment output for LCD   | No     |
| S07/LPA7     |     | Can be used as general purpose I/O ports (LPA)                                   |        |
| S08/LPB0 to  | I/O | Segment output for LCD   | No     |
| S15/LPB7     |     | Can be used as general purpose I/O ports (LPB)                                   |        |
| S16/LPC0 to  | I/O | Segment output for LCD   | No     |
| S23/LPC7     |     | Can be used as general purpose I/O ports (LPC)                                   |        |
| COM0/LPL0 to | I/O | Common output for LCD  | No     |
| COM3/LPL3    |     | Can be used as general purpose I/O ports (LPL)                                   |        |
| V1 to V3     | I/O | LCD drive bias power supply  | No     |
| RES          | I   | Reset pin  | No     |
| XT1          | I/O | 32.768kHz crystal resonator input pin  | No     |
|              |     | General purpose input port   |        |
|              |     | <ul> <li>Must be connected to V<sub>DD</sub>1 if not to be used.</li> </ul>      |        |
| XT2          | I/O | 32.768kHz crystal resonator output pin   | No     |
|              |     | General purpose I/O port   |        |
|              |     | <ul> <li>Must be set for oscillation and kept open if not to be used.</li> </ul> |        |
| CF1          | Ι   | Ceramic resonator input pin  | No     |
|              |     | <ul> <li>Must be connected to V<sub>DD</sub>1 if not to be used.</li> </ul>      |        |
| CF2          | 0   | Ceramic resonator output pin   | No     |
|              |     | Must be kept open if not to be used.   |        |

# Port Output Types

The table below lists the types of port outputs and the presence/absence of a pull-up resistor.

Data can be read into any input port even if it is in output mode.

| Port             | Options Selected in | Option | Output Type   | Pull-up Resistor |  |
|------------------|---------------------|--------|---|------------------|--|
| 1 OIL            | Units of            | Туре   | Calput Type   |                  |  |
| P00 to P07 1 bit |                     | 1      | CMOS  | Programmable     |  |
|                  |                     | 2      | N-channel open drain  | Programmable     |  |
| P10 to P17       | 1 bit               | 1      | CMOS  | Programmable     |  |
|                  |                     | 2      | N-channel open drain  | Programmable     |  |
| P30              | 1 bit               | 1      | CMOS  | Programmable     |  |
|                  |                     | 2      | N-channel open drain  | Programmable     |  |
| P70              | -                   | No     | N-channel open drain  | Programmable     |  |
| P71 to P73       | -                   | No     | CMOS  | Programmable     |  |
| S00/LPA0 to      | -                   | No     | CMOS  | No               |  |
| S23/LPC7         |                     |        | P-channel open drain  |                  |  |
|                  |                     |        | N-channel open drain  |                  |  |
| COM0/LPL0 to     | -                   | No     | CMOS  | No               |  |
| COM3/LPL3        |                     |        | P-channel open drain  |                  |  |
|                  |                     |        | N-channel open drain  |                  |  |
| XT1              | -                   | No     | Input only  | No               |  |
| XT2 - No         |                     | No     | 32.768kHz crystal resonator output                                      | No               |  |
|                  |                     |        | N-channel open drain when selected as a general-<br>purpose output port |                  |  |

## **User Option Table**

| Option Name         | Option to be<br>Applied on | Mask Version<br>*1 | Flash-ROM<br>Version | Option Selected<br>in Units of | Option Selection     |
|---------------------|----------------------------|--------------------|----------------------|--------------------------------|----------------------|
| Port output type    | P00 to P07                 |                    |                      |                                | CMOS                 |
|                     |                            |                    | 0                    | 1 bit                          | N-channel open drain |
|                     | P10 to P17                 |                    | 2                    |                                | CMOS                 |
|                     |                            |                    | 0                    | 1 bit                          | N-channel open drain |
|                     | P30 O 1 bit                | CMOS               |                      |                                |                      |
|                     |                            | 1 bit              | N-channel open drain |                                |                      |
| Base timer          | se timer Watchdog timer    |                    |                      | 1 second                       |                      |
| watchdog timer dete | detection period           |                    | 0                    |                                | 2 seconds            |
|                     |                            |                    |                      | 0                              | -                    |
|                     |                            |                    |                      |                                | 8 seconds            |
| Program start       |                            | 10                 | 2                    |                                | 00000h               |
| address *2          |                            | 0                  | -                    | 07E00h                         |                      |

\*1: Mask option selection. No change possible after mask is completed.


\*2: Program start address of the mask version is 00000h.

\*Note 1: Connect the IC as shown below to minimize noise on the  $V_{DD}1$ .

Be sure to electrically short the  $V_{SS1}$  and  $V_{SS2}$ .


\*Note 2: The power to retain the internal memory is supplied via the V2 pin. VDD1, VDD2 and V2 are used as power supply for ports. If VDD1 and VDD2 are not backed up, the output does not go high even if a high level is applied to the port latch. Therefore, if VDD1 and VDD2 are not backed up, the high level output becomes unstable in HOLD mode, and the backup time becomes shorter because a through-current flows from VDD to GND in the input buffer.

If  $V_{DD1}$  and  $V_{DD2}$  are not backed up, configure the program or set up the external circuit so that the output is held at a low level in HOLD mode to prevent an unnecessary through-current from flowing.




## **Circuit Example**

(1)1/3 bias, 1/4 duty



| X'tal            | Crystal resonator                | Refer to Page 26                              |
|------------------|----------------------------------|---|
| C <sub>GX</sub>  | Trimmer capacitor                | (Characteristics of a sample clock oscillator |
| C <sub>DX</sub>  | Capacitor for crystal oscillator | circuit)                                      |
| CF               | Ceramic resonator                | Refer to Page 26                              |
| C <sub>GC</sub>  | Capacitor for ceramic oscillator | (Characteristics of a sample clock oscillator |
| C <sub>DC</sub>  | Capacitor for ceramic oscillator | circuit)                                      |
| C1 to C5         | Capacitors                       | 0.1µF (recommended)                           |
| C <sub>DEN</sub> | Electrolytic capacitor           | For back up                                   |
| C <sub>RES</sub> | Capacitor for RES                | Refer to User's manual "Reset Function"       |
| R <sub>RES</sub> | Resistor for RES                 |   |

(2)1/2 bias, 1/3 duty



| X'tal            | Crystal resonator                | Refer to Page 26                              |
|------------------|----------------------------------|---|
| C <sub>GX</sub>  | Trimmer capacitor                | (Characteristics of a sample clock oscillator |
| C <sub>DX</sub>  | Capacitor for crystal oscillator | circuit)                                      |
| CF               | Ceramic resonator                | Refer to Page 26                              |
| C <sub>GC</sub>  | Capacitor for ceramic oscillator | (Characteristics of a sample clock oscillator |
| C <sub>DC</sub>  | Capacitor for ceramic oscillator | circuit)                                      |
| C1 to C4         | Capacitors                       | 0.1µF (recommended)                           |
| C <sub>DEN</sub> | Electrolytic capacitor           | For back up                                   |
| C <sub>RES</sub> | Capacitor for RES                | Refer to User's manual "Reset Function"       |
| R <sub>RES</sub> | Resistor for RES                 |   |

|                           | Parameter                    | Symbol              | Pin/Remarks                                   | Conditions                                   |                     |      | Spe | cification           | 1    |
|---------------------------|------------------------------|---------------------|---|--|---------------------|------|-----|----------------------|------|
|                           |                              | Symbol              | F III/ Nelliaiks                              | Conditions                                   | V <sub>DD</sub> [V] | min  | typ | max                  | unit |
|                           | aximum supply<br>Itage       | V <sub>DD</sub> max | V <sub>DD</sub> 1, V <sub>DD</sub> 2, V2      | V <sub>DD</sub> 1=V <sub>DD</sub> 2=V2       |                     | -0.3 |     | +4.3                 |      |
| Su                        | pply voltage                 | VLCD                | V1  |  |                     | -0.3 |     | 1/2V <sub>DD</sub>   |      |
| for                       | LCD                          |                     | V2  |  |                     | -0.3 |     | V <sub>DD</sub>      |      |
|                           |                              |                     | V3  |  |                     | -0.3 |     | 2/3V <sub>DD</sub>   | V    |
| Inp                       | out voltage                  | VI                  | XT1, CF1, RES                                 |  |                     | -0.3 |     | V <sub>DD</sub> +0.3 |      |
| •                         | out/output<br>Itage          | V <sub>IO</sub> (1) | Ports 0, 1, 3, 7<br>LPA, LPB, LPC<br>LPL, XT2 |  |                     | -0.3 |     | V <sub>DD</sub> +0.3 |      |
|                           | Peak<br>output               | IOPH(1)             | Ports 0, 1                                    | CMOS output selected     Current at each pin |                     | -10  |     |                      |      |
|                           | current                      | IOPH(2)             | Port 3  | CMOS output selected                         |                     | -20  |     |                      | 1    |
| High level output current |                              | IOPH(3)             | LPA, LPB, LPC<br>LPL                          | CMOS output selected     Current at each pin |                     | -4   |     |                      |      |
| put (                     |                              | IOPH(4)             | P71 to P73                                    | Current at each pin                          |                     | -5   |     |                      | 1    |
| l out                     | Total                        | ∑IOAH(1)            | Port 0  | Total of all pins                            |                     | -20  |     |                      | 1    |
| leve                      | output                       | ∑IOAH(2)            | Ports 3, 7                                    | Total of all pins                            |                     | -30  |     |                      | 1    |
| High I                    | current                      | ∑IOAH(3)            | Port 1  | Total of all pins                            |                     | -20  |     |                      |      |
|                           |                              | ∑IOAH(4)            | Ports 1, 3, 7                                 | Total of all pins                            |                     | -45  |     |                      |      |
|                           |                              | ∑IOAH(5)            | LPA, LPB, LPC,<br>LPL                         | Total of all pins                            |                     | -30  |     |                      | mA   |
|                           | Peak                         | IOPL(1)             | Ports 0, 1                                    | Current at each pin                          |                     |      |     | 20                   |      |
|                           | output                       | IOPL(2)             | Port 3  | Current at each pin                          |                     |      |     | 30                   | 1    |
| ent                       | current                      | IOPL(3)             | Port 7  | Current at each pin                          |                     |      |     | 10                   |      |
| Low level output current  |                              | IOPL(4)             | LPA, LPB, LPC,<br>LPL                         | Current at each pin                          |                     |      |     | 6                    |      |
| outp                      | Total                        | $\Sigma IOAL(1)$    | Port 0  | Total of all pins                            |                     |      |     | 40                   |      |
| evel                      | output                       | $\Sigma IOAL(2)$    | Ports 3, 7                                    | Total of all pins                            |                     |      |     | 50                   | ]    |
| ow Ic                     | current                      | $\Sigma IOAL(3)$    | Port 1  | Total of all pins                            |                     |      |     | 40                   | ]    |
| Ľ                         |                              | $\Sigma IOAL(4)$    | Ports 1, 3, 7                                 | Total of all pins                            |                     |      |     | 65                   |      |
|                           |                              | ∑IOAL(5)            | LPA, LPB, LPC,<br>LPL                         | Total of all pins                            |                     |      |     | 60                   |      |
| All                       | owable power                 | Pd max              | QIP64E (14×14)                                | $Ta = -40^{\circ}C \text{ to } +85^{\circ}C$ |                     |      |     | 267                  |      |
| dis                       | sipation                     |                     | TQFP64J (7×7)                                 |  |                     |      |     | 152                  | m٧   |
|                           |                              |                     | SQFP64 (10×10)                                |  |                     |      |     | 192                  |      |
| ter                       | perating<br>nperature<br>nge | Topr                |   |  |                     | -40  |     | 85                   |      |
| Sto<br>ter                | orage<br>nperature<br>nge    | Tstg                |   |  |                     | -55  |     | 125                  | °C   |

## Absolute Maximum Ratings at Ta=25°C and V\_{SS}1=V\_{SS}2=0V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

| -   | _                   |   |   |                     | 1                          |          |                            |      |
|---|---------------------|---|---|---------------------|----------------------------|----------|----------------------------|------|
| Parameter                                 | Symbol              | Pin/Remarks   | Conditions  |                     |                            | Specific | cation                     |      |
| 1 arameter                                | Gymbol              | Tin/Temana  |   | V <sub>DD</sub> [V] | min                        | typ      | max                        | unit |
| Operating supply<br>voltage<br>(Note 2-1) | V <sub>DD</sub> (1) | V <sub>DD</sub> 1=V <sub>DD</sub> 2=V2                    | 0.75μs⊴tCYC≤200μs<br>Normal mode  |                     | 2.4                        |          | 3.6                        |      |
| Memory<br>sustaining<br>supply voltage    | VHD                 | V <sub>DD</sub> 1=V <sub>DD</sub> 2=V2                    | RAM and register contents sustained in HOLD mode.   |                     | 2.2                        |          | 3.6                        |      |
| High level input<br>voltage               | V <sub>IH</sub> (1) | Ports 0, 3<br>LPA, LPB, LPC, LPL                          | Output disabled   | 2.4 to 3.6          | 0.3V <sub>DD</sub><br>+0.7 |          | V <sub>DD</sub>            |      |
|   | V <sub>IH</sub> (2) | Port 1<br>P71 to 73<br>P70 port input<br>/ interrupt side | Output disabled     When INT1VTSL=0     (P71 only)  | 2.4 to 3.6          | 0.3V <sub>DD</sub><br>+0.7 |          | V <sub>DD</sub>            |      |
|   | V <sub>IH</sub> (3) | P71 interrupt side  | Output disabled     When INT1VTSL=1   | 2.4 to 3.6          | 0.85V <sub>DD</sub>        |          | V <sub>DD</sub>            |      |
|   | V <sub>IH</sub> (4) | P70 watchdog timer side                                   | Output disabled   | 2.4 to 3.6          | 0.9V <sub>DD</sub>         |          | V <sub>DD</sub>            | V    |
|   | V <sub>IH</sub> (5) | XT1, XT2, CF1, RES  |   | 2.4 to 3.6          | 0.75V <sub>DD</sub>        |          | V <sub>DD</sub>            |      |
| Low level input voltage                   | V <sub>IL</sub> (1) | Ports 0, 3<br>LPA, LPB, LPC, LPL                          | Output disabled   | 2.4 to 3.6          | V <sub>SS</sub>            |          | 0.2V <sub>DD</sub>         |      |
|   | V <sub>IL</sub> (2) | Port 1<br>P71 to 73<br>P70 port input<br>/ interrupt side | Output disabled     When INT1VTSL=0     (P71 only)  | 2.4 to 3.6          | V <sub>SS</sub>            |          | 0.2V <sub>DD</sub>         |      |
|   | V <sub>IL</sub> (3) | P71 interrupt side  | Output disabled     When INT1VTSL=1   | 2.4 to 3.6          | V <sub>SS</sub>            |          | 0.45V <sub>DD</sub>        |      |
|   | V <sub>IL</sub> (4) | P70 watchdog timer<br>side                                | Output disabled   | 2.4 to 3.6          | V <sub>SS</sub>            |          | 0.8V <sub>DD</sub><br>-1.0 |      |
|   | V <sub>IL</sub> (5) | XT1, XT2, CF1, RES  |   | 2.4 to 3.6          | V <sub>SS</sub>            |          | 0.25V <sub>DD</sub>        |      |
| Instruction cycle<br>time<br>(Note 2-2)   | tCYC                |   |   | 2.4 to 3.6          |                            |          | 200                        | μs   |
| External system<br>clock frequency        | FEXCF(1)            | CF1   | <ul> <li>CF2 pin open</li> <li>System clock frequency<br/>division ratio = 1/1</li> <li>External system clock<br/>duty = 50±5%</li> </ul> | 2.4 to 3.6          | 0.1                        |          | 4                          | MHz  |
|   |                     |   | CF2 pin open     System clock frequency     division ratio = 1/2  | 2.4 to 3.6          | 0.2                        |          | 8                          |      |
| Oscillation<br>frequency range            | FmCF(1)             | CF1, CF2  | <ul> <li>4MHz ceramic oscillation</li> <li>See Fig. 1.</li> </ul>   | 2.4 to 3.6          |                            | 4        |                            | MHz  |
| (Note 2-3)                                | FmRC(1)             |   | Internal high-speed RC oscillation  | 2.4 to 3.6          | 250                        | 500      | 750                        |      |
|   | FsRC(1)             |   | Internal low-speed RC oscillation   | 2.4 to 3.6          | 25                         | 50       | 75                         | kHz  |
|   | FsX'tal             | XT1, XT2  | <ul> <li>32.768kHz crystal<br/>oscillation</li> <li>See Fig. 2.</li> </ul>  | 2.4 to 3.6          |                            | 32.768   |                            |      |
| VMRC oscillation                          | OpVMRC(1)           |   | When VMSL4M=0   | 3.0 to 3.6          | 8                          | 10       | 12                         |      |
| usable range                              | OpVMRC(2)           |   | When VMSL4M=1   | 2.4 to 3.6          | 3.5                        | 4        | 4.5                        | MHz  |
| VMRC oscillation<br>adjustment<br>range   | VmADJ(1)            |   | Each step of VMRAJn<br>(Wide range)   | 2.4 to 3.6          | 8                          | 24       | 64                         | %    |
| lango                                     | VmADJ(2)            |   | Each step of VMFAJn<br>(Small range)  | 2.4 to 3.6          | 1                          | 4        | 8                          |      |

#### Allowable Operating Conditions at Ta=-40°C to +85°C, V<sub>SS</sub>1=V<sub>SS</sub>2=0V

Note 2-1: V<sub>DD</sub> must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Note 2-3: See Tables 1 and 2 for the oscillation constants.

| Parameter                    | Symbol              | Pin/Remarks                              | Conditions  |                     |                      | Specific           | cation |      |
|------------------------------|---------------------|--|---|---------------------|----------------------|--------------------|--------|------|
|                              | Symbol              |  |   | V <sub>DD</sub> [V] | min                  | typ                | max    | unit |
| High level input<br>current  | I <sub>IH</sub> (1) | Ports 0, 1, 3, 7<br>LPA, LPB, LPC<br>LPL | Output disabled     Pull-up resistor off     VIN=VDD     (Including output Tr's off     leakage current)                    | 2.4 to 3.6          |                      |                    | 1      |      |
|                              | I <sub>IH</sub> (2) | RES                                      | V <sub>IN</sub> =V <sub>DD</sub>  | 2.4 to 3.6          |                      |                    | 1      |      |
|                              | I <sub>IH</sub> (3) | XT1, XT2                                 | <ul> <li>Input port specification</li> <li>V<sub>IN</sub>=V<sub>DD</sub></li> </ul>   | 2.4 to 3.6          |                      |                    | 1      |      |
|                              | I <sub>IH</sub> (4) | CF1                                      | V <sub>IN</sub> =V <sub>DD</sub>  | 2.4 to 3.6          |                      |                    | 15     |      |
| Low level input<br>current   | I <sub>IL</sub> (1) | Ports 0, 1, 3, 7<br>LPA, LPB, LPC<br>LPL | Output disabled     Pull-up resistor off     VIN=VSS     (Including output Tr's off     leakage current)                    | 2.4 to 3.6          | -1                   |                    |        | μΑ   |
|                              | I <sub>IL</sub> (2) | RES                                      | V <sub>IN</sub> =V <sub>SS</sub>  | 2.4 to 3.6          | -1                   |                    |        |      |
|                              | I <sub>IL</sub> (3) | XT1, XT2                                 | Input port specification     VIN=VSS  | 2.4 to 3.6          | -1                   |                    |        |      |
|                              | I <sub>IL</sub> (4) | CF1                                      | V <sub>IN</sub> =V <sub>SS</sub>  | 2.4 to 3.6          | -15                  |                    |        |      |
| High level output            | V <sub>OH</sub> (1) | CMOS output ports                        | I <sub>OH</sub> =-0.4mA   | 3.0 to 3.6          | V <sub>DD</sub> -0.4 |                    |        |      |
| voltage                      | V <sub>OH</sub> (2) | 0, 1                                     | I <sub>OH</sub> =-0.2mA   | 2.4 to 3.6          | V <sub>DD</sub> -0.4 |                    |        |      |
|                              | V <sub>OH</sub> (3) | CMOS output port 3                       | I <sub>OH</sub> =-1.6mA   | 3.0 to 3.6          | V <sub>DD</sub> -0.4 |                    |        |      |
|                              | V <sub>OH</sub> (4) |  | I <sub>OH</sub> =-1mA   | 2.4 to 3.6          | V <sub>DD</sub> -0.4 |                    |        |      |
|                              | V <sub>OH</sub> (5) | P71 to 73                                | I <sub>OH</sub> =-0.4mA   | 3.0 to 3.6          | V <sub>DD</sub> -0.4 |                    |        |      |
|                              | V <sub>OH</sub> (6) |  | I <sub>OH</sub> =-0.2mA   | 2.4 to 3.6          | V <sub>DD</sub> -0.4 |                    |        |      |
|                              | V <sub>OH</sub> (7) | LPA, LPB, LPC<br>LPL                     | I <sub>OH</sub> =-0.1mA   | 2.4 to 3.6          | V <sub>DD</sub> -0.4 |                    |        |      |
| Low level output             | V <sub>OL</sub> (1) | Ports 0, 1                               | I <sub>OL</sub> =1.6mA  | 3.0 to 3.6          |                      |                    | 0.4    |      |
| voltage                      | V <sub>OL</sub> (2) |  | I <sub>OL</sub> =1mA  | 2.4 to 3.6          |                      |                    | 0.4    |      |
|                              | V <sub>OL</sub> (3) | Port 3                                   | I <sub>OL</sub> =5mA  | 3.0 to 3.6          |                      |                    | 0.4    |      |
|                              | V <sub>OL</sub> (4) |  | I <sub>OL</sub> =2.5mA  | 2.4 to 3.6          |                      |                    | 0.4    | V    |
|                              | V <sub>OL</sub> (5) | Port 7                                   | I <sub>OL</sub> =1.6mA  | 3.0 to 3.6          |                      |                    | 0.4    |      |
|                              | V <sub>OL</sub> (6) | XT2                                      | I <sub>OL</sub> =1mA  | 2.4 to 3.6          |                      |                    | 0.4    |      |
|                              | V <sub>OL</sub> (7) | LPA, LPB, LPC<br>LPL                     | I <sub>OL</sub> =0.1mA  | 2.4 to 3.6          |                      |                    | 0.4    |      |
| LCD output voltage deviation | VODLS               | S00 to S31                               | <ul> <li>I<sub>O</sub>=0mA</li> <li>V1, V2, V3</li> <li>LCD level output</li> <li>See Fig. 8.</li> </ul>                    | 2.4 to 3.6          | 0                    |                    | ±0.2   |      |
|                              | VODLC               | COM0 to COM3                             | <ul> <li>I<sub>Q</sub>=0mA</li> <li>V1, V2, V3</li> <li>LCD level output</li> <li>See Fig. 8.</li> </ul>                    | 2.4 to 3.6          | 0                    |                    | ±0.2   |      |
| Pull-up resistance           | Rpu(1)              | Ports 0, 1, 3, 7                         | V <sub>OH</sub> =0.9V <sub>DD</sub>   | 2.4 to 3.6          | 18                   | 50                 | 150    | kΩ   |
| Hysterisis voltage           | VHYS(1)             | Ports 1, 7<br>RES                        |   | 2.4 to 3.6          |                      | 0.1V <sub>DD</sub> |        | v    |
| Pin capacitance              | СР                  | All pins                                 | <ul> <li>For pins other than that<br/>under test: V<sub>IN</sub>=V<sub>SS</sub></li> <li>f=1MHz</li> <li>Ta=25°C</li> </ul> | 2.4 to 3.6          |                      | 10                 |        | pF   |

# Electrical Characteristics at Ta=-40°C to +85°C, $V_{SS}1=V_{SS}2=0V$

## Serial I/O Characteristics at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = 0V$ 1. SIO0 Serial I/O Characteristics (Note 4-1-1)

|              | -                                  |                                       | Queen la cl         | Dire (Development)    | Quanditiona  |                     |                    | Spec | ification                   |      |
|--------------|------------------------------------|---------------------------------------|---------------------|-----------------------|--|---------------------|--------------------|------|-----------------------------|------|
|              | F                                  | Parameter                             | Symbol              | Pin/Remarks           | Conditions   | V <sub>DD</sub> [V] | min                | typ  | max                         | unit |
|              |                                    | Frequency<br>Low level<br>pulse width | tSCK(1)<br>tSCKL(1) | SCK0(P12)             | See Fig. 6.  |                     | 2                  |      |                             |      |
|              | ock                                | High level                            | tSCKH(1)            |                       |  |                     | 1                  |      |                             |      |
| Serial clock | Input clock                        | pulse width                           | tSCKHA(1)           |                       | Continuous data<br>transmission/reception<br>mode<br>See Fig. 6.<br>(Note 4-1-2)         | 2.4 to 3.6          | 4                  |      |                             | tCYC |
| rial c       |                                    | Frequency                             | tSCK(2)             | SCK0(P12)             | CMOS output selected   |                     | 4/3                |      |                             |      |
| Se           |                                    | Low level<br>pulse width              | tSCKL(2)            |                       | • See Fig. 6.  |                     |                    | 1/2  |                             | tSCK |
|              | High level<br>pulse width          |                                       | tSCKH(2)            |                       |  | 2.4 to 3.6          |                    | 1/2  | •                           | ISOK |
|              |                                    |                                       | tSCKHA(2)           |                       | Continuous data<br>transmission/reception<br>mode<br>CMOS output selected<br>See Fig. 6. | 2.110 0.0           | tSCKH(2)<br>+2tCYC |      | tSCKH(2)<br>+(10/3)<br>tCYC | tCYC |
| input        | Da                                 | ta setup time                         | tsDI(1)             | SB0(P11),<br>SI0(P11) | Must be specified with<br>respect to the rising edge<br>of SIOCLK.                       | 2.4 to 3.6          | 0.03               |      |                             |      |
| Serial input | Da                                 | ta hold time                          | thDI(1)             |                       | • See Fig. 6.  |                     | 0.03               |      |                             |      |
| ıt           | Input clock                        | Output delay<br>time                  | tdDO(1)             | SO0(P10),<br>SB0(P11) | Continuous data<br>transmission/reception<br>mode     (Note 4-1-3)                       |                     |                    |      | (1/3)tCYC<br>+0.05          | μs   |
| ial outpu    | Serial output<br>Output clock Inpu |                                       | tdDO(2)             |                       | Synchronous 8-bit mode     (Note 4-1-3)  | 2.4 to 3.6          |                    |      | 1tCYC<br>+0.05              |      |
| Seri         |                                    |                                       | tdDO(3)             |                       | (Note 4-1-3)   |                     |                    |      | (1/3)tCYC<br>+0.05          |      |

Note 4-1-1: These specifications are theoretical values. Be sure to add margin depending on its use.

Note 4-1-2: In an application where the serial clock input is to be used in continuous data transmission/reception mode, the time from SIORUN being set when serial clock is high to the falling edge of the first serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to the falling edge of SIOCLK. Must be specified as the time up to the beginning of output state change in open drain output mode. See Fig. 6.

## 2. SIO1 Serial I/O Characteristics (Note 4-2-1)

|               |             | De we we et e w           | Oursels al | Dia (Dana adua        | Ormalitiene   |                     |      | Spec | ification          |      |
|---------------|-------------|---------------------------|------------|-----------------------|---|---------------------|------|------|--------------------|------|
|               | ł           | Parameter                 | Symbol     | Pin/Remarks           | Conditions  | V <sub>DD</sub> [V] | min  | typ  | max                | unit |
|               |             | Frequency                 | tSCK(3)    | SCK1(P15)             | See Fig. 6.   |                     | 2    |      |                    |      |
|               | Input clock | Low level pulse width     | tSCKL(3)   |                       |   | 2.4 to 3.6          | 1    |      |                    | tCYC |
| Serial clock  | dul         | High level<br>pulse width | tSCKH(3)   |                       |   |                     | 1    |      |                    | ICYC |
| erial         | ×           | Frequency                 | tSCK(4)    | SCK1(P15)             | CMOS output selected  |                     | 2    |      |                    |      |
| S             | 응           | Low level pulse width     | tSCKL(4)   |                       | • See Fig. 6.   | 2.4 to 3.6          |      | 1/2  |                    | +SOK |
|               | Output      | High level<br>pulse width | tSCKH(4)   |                       |   |                     |      | 1/2  |                    | tSCK |
| input         |             | ata setup time            | tsDI(2)    | SB1(P14),<br>SI1(P14) | Must be specified with<br>respect to the rising edge<br>of SIOCLK.  |                     | 0.03 |      |                    |      |
| Serial        | Dat         | ata hold time             | thDI(2)    |                       | • See Fig. 6.   | 2.4 to 3.6          | 0.03 |      |                    |      |
| Serial output | Οι          | utput delay time          | tdDO(4)    | SO1(P13),<br>SB1(P14) | <ul> <li>Must be specified with<br/>respect to the falling edge<br/>of SIOCLK.</li> <li>Must be specified as the<br/>time up to the beginning<br/>of output state change in<br/>open drain output mode.</li> <li>See Fig. 6.</li> </ul> | 2.4 to 3.6          |      |      | (1/3)tCYC<br>+0.05 | μs   |

# **Pulse Input Conditions** at Ta = $-40^{\circ}$ C to $+85^{\circ}$ C, V<sub>SS</sub>1 = V<sub>SS</sub>2 = 0V

| Deveryon       | Querra ha a l | Dire (Deurs enlue |                                   |                     |     | Spec | cification |      |
|----------------|---------------|-------------------|-----------------------------------|---------------------|-----|------|------------|------|
| Parameter      | Symbol        | Pin/Remarks       | Conditions                        | V <sub>DD</sub> [V] | min | typ  | max        | unit |
| High/low level | tPIH(1)       | INT0(P70),        | Interrupt source flag can be set. |                     |     |      |            |      |
| pulse width    | tPIL(1)       | INT1(P71),        | Event inputs for timer 0          | 2.4 to 3.6          | 1   |      |            |      |
|                |               | INT2(P72)         | are enabled.                      |                     |     |      |            |      |
|                | tPIH(2)       | INT3(P73) when    | Interrupt source flag can be set. |                     |     |      |            |      |
|                | tPIL(2)       | noise filter time | Event inputs for timer 0 are      | 2.4 to 3.6          | 2   |      |            |      |
|                |               | constant is 1/1   | enabled.                          |                     |     |      |            | tCYC |
|                | tPIH(3)       | INT3(P73) when    | Interrupt source flag can be set. |                     |     |      |            | 1010 |
|                | tPIL(3)       | noise filter time | Event inputs for timer 0 are      | 2.4 to 3.6          | 64  |      |            |      |
|                |               | constant is 1/32  | enabled.                          |                     |     |      |            |      |
|                | tPIH(4)       | INT3(P73) when    | Interrupt source flag can be set. |                     |     |      |            |      |
|                | tPIL(4)       | noise filter time | Event inputs for timer 0 are      | 2.4 to 3.6          | 256 |      |            |      |
|                |               | constant is 1/128 | enabled.                          |                     |     |      |            |      |
|                | tPIL(5)       | RES               | Resetting is enabled.             | 2.4 to 3.6          | 200 |      |            | μs   |

## AD Converter Characteristics at $\mathrm{V}_{SS}\mathbf{1}=\mathrm{V}_{SS}\mathbf{2}=\mathbf{0}\mathrm{V}$

<12-bit AD Conversion Mode at Ta=-40°C to +85°C>

| Devenuetar                    | Oursels al | Pin/Remarks                | Oraditions   |                     |                 | Specit | fication        |      |
|-------------------------------|------------|----------------------------|--|---------------------|-----------------|--------|-----------------|------|
| Parameter                     | Symbol     | Pin/Remarks                | Conditions   | V <sub>DD</sub> [V] | min             | typ    | max             | unit |
| Resolution                    | Ν          | AN0 (P00) to               |  | 3.0 to 3.6          |                 | 12     |                 | bit  |
| Absolute<br>accuracy          | ET         | AN4 (P04),<br>AN5 (P70) to | (Note 6-1)   | 3.0 to 3.6          |                 |        | ±16             | LSB  |
| Conversion time               | TCAD       | AN6 (P71)                  | See conversion time<br>calculation formulas.<br>(Note 6-2) | 3.0 to 3.6          | 64              |        | 115             | μs   |
| Analog input<br>voltage range | VAIN       |                            |  | 3.0 to 3.6          | V <sub>SS</sub> |        | V <sub>DD</sub> | V    |
| Analog port input             | IAINH      |                            | VAIN=V <sub>DD</sub>                                       | 3.0 to 3.6          |                 |        | 1               |      |
| current                       | IAINL      |                            | VAIN=V <sub>SS</sub>                                       | 3.0 to 3.6          | -1              |        |                 | μA   |

#### <8-bit AD Conversion Mode at Ta=-40°C to +85°C>

| D                             | 0      | D's (Describer           |  |                     |                 | Specif | fication        |      |
|-------------------------------|--------|--------------------------|--|---------------------|-----------------|--------|-----------------|------|
| Parameter                     | Symbol | Pin/Remarks              | Conditions   | V <sub>DD</sub> [V] | min             | typ    | max             | Unit |
| Resolution                    | Ν      | AN0(P00) to              |  | 3.0 to 3.6          |                 | 8      |                 | bit  |
| Absolute<br>accuracy          | ET     | AN4(P04),<br>AN5(P70) to | (Note 6-1)   | 3.0 to 3.6          |                 |        | ±1.5            | LSB  |
| Conversion time               | TCAD   | AN6(P71)                 | See conversion time<br>calculation formulas.<br>(Note 6-2) | 3.0 to 3.6          | 40              |        | 90              | μs   |
| Analog input<br>voltage range | VAIN   |                          |  | 3.0 to 3.6          | V <sub>SS</sub> |        | V <sub>DD</sub> | v    |
| Analog port input             | IAINH  |                          | VAIN=V <sub>DD</sub>                                       | 3.0 to 3.6          |                 |        | 1               |      |
| current                       | IAINL  | ]                        | VAIN=V <sub>SS</sub>                                       | 3.0 to 3.6          | -1              |        |                 | μA   |

## **Conversion Time Calculation Formulas:**

12-bit AD conversion mode: TCAD (conversion time) =  $((52/(AD \text{ division ratio})) + 2) \times (1/3) \times tCYC$ 8-bit AD conversion mode: TCAD (conversion time) =  $((32/(AD \text{ division ratio})) + 2) \times (1/3) \times tCYC$ 

| External<br>Oscillator | Supply Voltage Range | System Clock<br>Division Ratio | Cycle Time            | AD Frequency<br>Division Ratio |  |  |
|------------------------|----------------------|--------------------------------|-----------------------|--------------------------------|--|--|
| (FmCF)                 | (V <sub>DD</sub> )   | (SYSDIV)                       | Division Ratio (TCAD) | 8-bit AD                       |  |  |
| CF-4MHz                | 3.0V to 3.6V         | 1/1                            |                       | 64.5µs                         |  |  |

<Recommended Operating Conditions>

Note 6-1: The quantization error  $(\pm 1/2LSB)$  is excluded from the absolute accuracy. The absolute accuracy is measured in the microcontroller's state in which no I/O operations occur at the pins adjacent to the analog input channel.

Note 6-2: The conversion time refers to the period from the time an instruction for starting a conversion process is executed until the time the conversion result register(s) are loaded with a complete digital conversion value corresponding to the analog input value.

The conversion time is doubled in the following cases:

• The first AD conversion is performed in the 12 bits AD conversion mode after a system reset.

• The first AD conversion is performed after the AD conversion mode is switched from 8 bits to 12 bits conversion mode.

## **Consumption Current Characteristics** at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = 0V$

| Parameter   | Symbol   | Pin/Remarks                                | Conditions  |                     |     | Specific | ation |      |
|---|----------|--|---|---------------------|-----|----------|-------|------|
| Parameter   | Symbol   | Pin/Remarks                                | Conditions  | V <sub>DD</sub> [V] | min | typ      | max   | unit |
| Current<br>consumption in<br>normal operating<br>mode<br>(Note 7-1) | IDDOP(1) | V <sub>DD</sub> 1=V <sub>DD</sub> 2<br>=V2 | FmCF=4MHz ceramic oscillation     FsX'tal=32.768kHz crystal oscillation     System clock set to 4MHz side     Internal RC oscillation stopped     VMRC oscillation stopped     1/1 frequency division ratio                                       | 2.4 to 3.6          |     | 2.0      | 4.2   | mA   |
|   | IDDOP(2) |  | <ul> <li>FmCF=0Hz (Oscillation stopped)</li> <li>FsX'tal=32.768kHz crystal oscillation</li> <li>System clock set to high-speed<br/>internal RC oscillation</li> <li>VMRC oscillation stopped</li> <li>1/1 frequency division ratio</li> </ul>     | 2.4 to 3.6          |     | 250      | 900   |      |
|   | IDDOP(3) |  | FmCF=0Hz (Oscillation stopped)     FsX'tal=32.768kHz crystal oscillation     System clock set to low-speed     internal RC oscillation     VMRC oscillation stopped     1/1 frequency division ratio  | 2.4 to 3.6          |     | 30       | 120   | μΑ   |
|   | IDDOP(4) |  | FmCF=0Hz (Oscillation stopped)     FsX'tal=32.768kHz crystal oscillation     Internal RC oscillation stopped     System clock set to 4MHz VMRC     oscillation     1/1 frequency division ratio   | 2.4 to 3.6          |     | 2.0      | 5.4   | mA   |
|   | IDDOP(5) |  | FmCF=0Hz (Oscillation stopped)     FsX'tal=32.768kHz crystal oscillation     Internal RC oscillation stopped     System clock set to 500kHz VMRC     oscillation     -1/1 frequency division ratio  | 2.4 to 3.6          |     | 250      | 900   |      |
|   | IDDOP(6) |  | FmCF=0Hz (Oscillation stopped)     FsX'tal=32.768kHz crystal oscillation     System clock set to 32.768kHz side     Internal RC oscillation stopped     VMRC oscillation stopped     1/1 frequency division ratio     Normal XT amp mode          | 2.4 to 3.6          |     | 20       | 86    | μΑ   |
|   | IDDOP(7) |  | FmCF=0Hz (Oscillation stopped)     FsX'tal=32.768kHz crystal oscillation     System clock set to 32.768kHz side     Internal RC oscillation stopped     VMRC oscillation stopped     1/1 frequency division ratio     Low consumption XT amp mode | 2.4 to 3.6          |     | 15       | 72    |      |

Note 7-1: The consumption current value does not include current that flows into the output transistors and internal pull-up resistors.

Continued on next page.

| Deremeter  | Cumbal     | Din/Domorka                                | Conditions  |                     |     | Specific | ation |      |
|--|------------|--|---|---------------------|-----|----------|-------|------|
| Parameter  | Symbol     | Pin/Remarks                                | Conditions  | V <sub>DD</sub> [V] | min | typ      | max   | unit |
| Current<br>consumption<br>in HALT mode<br>(Note 7-1) | IDDHALT(1) | V <sub>DD</sub> 1=V <sub>DD</sub> 2<br>=V2 | HALT mode<br>• FmCF=4MHz ceramic oscillation<br>• FsX'tal=32.768kHz crystal oscillation<br>• System clock set to 4MHz side<br>• Internal RC oscillation stopped<br>• VMRC oscillation stopped<br>• 1/1 frequency division ratio   | 2.4 to 3.6          |     | 0.55     | 1.55  | mA   |
|  | IDDHALT(2) |  | HALT mode<br>• FmCF=0Hz (Oscillation stopped)<br>• FsX'tal=32.768kHz crystal oscillation<br>• System clock set to high-speed<br>internal RC oscillation<br>• VMRC oscillation stopped<br>• 1/1 frequency division ratio   | 2.4 to 3.6          |     | 68       | 280   |      |
|  | IDDHALT(3) |  | HALT mode<br>• FmCF=0Hz (Oscillation stopped)<br>• FsX'tal=32.768kHz crystal oscillation<br>• System clock set to low-speed<br>internal RC oscillation<br>• VMRC oscillation stopped<br>• 1/1 frequency division ratio  | 2.4 to 3.6          |     | 7        | 85    |      |
|  | IDDHALT(4) |  | HALT mode<br>• FmCF=0Hz (Oscillation stopped)<br>• FsX'tal=32.768kHz crystal oscillation<br>• Internal RC oscillation stopped<br>• System clock set to 4MHz VMRC<br>oscillation<br>• 1/1 frequency division ratio   | 2.4 to 3.6          |     | 650      | 1460  |      |
|  | IDDHALT(5) |  | HALT mode<br>• FmCF=0Hz (Oscillation stopped)<br>• FsX'tal=32.768kHz crystal oscillation<br>• Internal RC oscillation stopped<br>• System clock set to VMRC oscillation<br>(500kHz)<br>• 1/1 frequency division ratio   | 2.4 to 3.6          |     | 68       | 280   | μΑ   |
|  | IDDHALT(6) |  | HALT mode<br>• FmCF=0Hz (Oscillation stopped)<br>• FsX'tal=32.768kHz crystal oscillation<br>• System clock set to 32.768kHz side<br>• Internal RC oscillation stopped.<br>• VMRC oscillation stopped<br>• 1/1 frequency division ratio<br>• Normal XT amp mode          | 2.4 to 3.6          |     | 8        | 70    |      |
|  | IDDHALT(7) |  | HALT mode<br>• FmCF=0Hz (Oscillation stopped)<br>• FsX'tal=32.768kHz crystal oscillation<br>• System clock set to 32.768kHz side<br>• Internal RC oscillation stopped.<br>• VMRC oscillation stopped<br>• 1/1 frequency division ratio<br>• Low consumption XT amp mode | 2.4 to 3.6          |     | 4        | 50    |      |

Note 7-1: The consumption current value does not include current that flows into the output transistors and internal pull-up resistors.

Continued on next page.

| <b>D</b>          | 0          | D'. (D                              |  |                     | Specification |      |     |      |  |
|-------------------|------------|-------------------------------------|--|---------------------|---------------|------|-----|------|--|
| Parameter         | Symbol     | Pin/Remarks                         | Conditions   | V <sub>DD</sub> [V] | min           | typ  | max | unit |  |
| Current           | IDDHOLD(1) | V <sub>DD</sub> 1=V <sub>DD</sub> 2 | HOLD mode  |                     |               |      |     |      |  |
| consumption in    |            | =V2                                 | CF1=V <sub>DD</sub> or open                          | 2.4 to 3.6          |               | 0.05 | 30  |      |  |
| HOLD mode         |            |                                     | (When using external clock)                          |                     |               |      |     |      |  |
| Current           | IDDHOLD(2) | V <sub>DD</sub> 1=V <sub>DD</sub> 2 | Time-of-day clock HOLD mode                          |                     |               |      |     |      |  |
| consumption in    |            | =V2                                 | CF1=V <sub>DD</sub> or open                          |                     |               |      |     |      |  |
| time-of-day clock |            |                                     | (When using external clock)                          |                     |               |      |     |      |  |
| HOLD mode         |            |                                     | FsX'tal=32.768kHz crystal oscillation                | 2.4 to 3.6          |               | 6.5  | 67  |      |  |
|                   |            |                                     | <ul> <li>1/1 frequency division ratio</li> </ul>     |                     |               |      |     |      |  |
|                   |            |                                     | LCD display off                                      |                     |               |      |     |      |  |
|                   |            |                                     | Normal XT amp mode                                   |                     |               |      |     |      |  |
|                   | IDDHOLD(3) |                                     | Time-of-day clock HOLD mode                          |                     |               |      |     |      |  |
|                   |            |                                     | CF1=V <sub>DD</sub> or open                          |                     |               |      |     | μA   |  |
|                   |            |                                     | (When using external clock)                          |                     |               |      |     |      |  |
|                   |            |                                     | FsX'tal=32.768kHz crystal oscillation                | 2.4 to 3.6          |               | 0.45 | 46  |      |  |
|                   |            |                                     | <ul> <li>1/1 frequency division ratio</li> </ul>     |                     |               |      |     |      |  |
|                   |            |                                     | LCD display off                                      |                     |               |      |     |      |  |
|                   |            |                                     | Low consumption XT amp mode                          |                     |               |      |     |      |  |
|                   | IDDHOLD(4) |                                     | Time-of-day clock HOLD mode                          |                     |               |      |     |      |  |
|                   |            |                                     | CF1=V <sub>DD</sub> or open                          |                     |               |      |     |      |  |
|                   |            |                                     | (When using external clock)                          | 2.4 to 3.6          |               | 1.5  | 70  |      |  |
|                   |            |                                     | <ul> <li>FsX'tal=low-speed RC oscillation</li> </ul> | 2.4 10 3.0          |               | 1.5  |     |      |  |
|                   |            |                                     | <ul> <li>1/1 frequency division ratio</li> </ul>     |                     |               |      |     |      |  |
|                   |            |                                     | LCD display off                                      |                     |               |      |     |      |  |

| Deventer                          | Symbol Pin/Remarks |                   | Conditions  |            | Specification |     |     |      |  |
|-----------------------------------|--------------------|-------------------|---|------------|---------------|-----|-----|------|--|
| Parameter                         | Symbol             | Pin/Remarks       | In remarks Conditions                                       |            | min           | typ | max | unit |  |
| Onboard<br>programming<br>current | IDDFW(1)           | V <sub>DD</sub> 1 | Excluding power dissipation in<br>the microcontroller block | 3.0 to 5.5 |               | 5   | 10  | mA   |  |
| Programming                       | tFW(1)             |                   | Erasing operation   |            |               | 20  | 30  | ms   |  |
| time                              | tFW(2)             |                   | <ul> <li>Programming operation</li> </ul>                   | 3.0 to 5.5 |               | 45  | 60  | μs   |  |


## UART (Full Duplex) Operating Conditions at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = 0V$

| Parameter     | Oursela a l | Pin/Remarks |            |                     | Specification |     |        |       |  |
|---------------|-------------|-------------|------------|---------------------|---------------|-----|--------|-------|--|
|               | Symbol      |             | Conditions | V <sub>DD</sub> [V] | min           | typ | max    | unit  |  |
| Transfer rate | UBR         | UTX (P00),  |            | 0.445.0.0           | 10/0          |     | 0100/0 | +0)/0 |  |
|               |             | URX (P01)   |            | 2.4 to 3.6          | 16/3          |     | 8192/3 | tCYC  |  |
| Data length:  | 7/8/9 bits  | (LSB first) |            |                     |               |     |        |       |  |


Data length: Stop bits: Parity bits:

1 bit (2 bits in continuous data transmission) None

# Example of 8-bit Data Transmission Mode Processing (Transmit Data=55H)



## Example of 8-bit Data Reception Mode Processing (Receive Data=55H)



## Characteristics of a Sample Main System Clock Oscillator Circuit

Given below are the characteristics of a sample main system clock oscillator circuit, which are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with normal and stable oscillation confirmed by the resonator vendor.

| Table 1 Characteristics of a Sample Main System Clock Oscinator Circuit with a Ceranic Resonator |                |                 |                  |            |      |     |              |      |                     |          |  |
|--|----------------|-----------------|------------------|------------|------|-----|--------------|------|---------------------|----------|--|
|  | Vendor         | Description     | Circuit Constant |            |      |     | -            |      | lation<br>tion Time | D        |  |
|  | Name           | Resonator Name  | C1<br>[pF]       | C2<br>[pF] | Rf1  | Rd1 | Range<br>[V] | typ  | max                 | Remarks  |  |
|  |                |                 |                  | [рг]       | [Ω]  | [Ω] | [v]          | [ms] | [ms]                |          |  |
| 4.000411-  | 4.00MHz Murata | CSTCR4M00G53-R0 | (15)             | (15)       | Open | 1k  | 2.4 to 3.6   | 0.03 | 0.15                | Internal |  |
| 4.00MHZ  |                | CSTLS4M00G53-B0 | (15)             | (15)       | Open | 1k  | 2.4 to 3.6   | 0.02 | 0.15                | C1, C2   |  |

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Resonator

The oscillation stabilization time is the period required for the resonator to stabilize in the following situations. (See Figure 4)

- After VDD goes above the operating voltage lower limit until the oscillation is stabilized.
- After the instruction for starting the main clock oscillation circuit is executed until the oscillation is stabilized.
- After HOLD mode is released until the oscillation is stabilized.
- After HOLD mode is released and oscillation is started with CFSTOP (OCR register, bit0) set to 0 until the oscillation is stabilized.

## Characteristics of a Sample Sub-system Clock Oscillator Circuit

Given below are the characteristics of a sample sub-system clock oscillator circuit, which are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with normal and stable oscillation confirmed by the resonator vendor. (Different evaluation boards are used for Tables 2 and 3.)

| Tuble 2 Characteristics of a Sample Sub System Clock Osemator Chedit with a Crystal Resonator 1 |                  |        |                  |      |      |       |                      |     |         |                                       |  |
|---|------------------|--------|------------------|------|------|-------|----------------------|-----|---------|---------------------------------------|--|
| Nominal Vendor<br>Frequency Name  | Vendor           |        | Circuit Constant |      |      |       | Operating<br>Voltage |     |         | Dementer                              |  |
|   | Resonator Name   | C3     | C4               | Rf2  | Rd2  | Range | typ                  | max | Remarks |                                       |  |
|   |                  |        | [pF]             | [pF] | [Ω]  | [Ω]   | [V]                  | [s] | [s]     |                                       |  |
|   |                  |        | 9                | 9    | Open | 330k  | 2.4 to 3.6           | 1   | 3       | CL=7.0pF<br>Normal amp                |  |
| 32.768KHz   | Epson<br>Toyocom | MC-306 | 3                | 3    | Open | 0     | 2.4 to 3.6           | 2   | 6       | CL=7.0pF<br>Low<br>consumption<br>amp |  |

Table 2 Characteristics of a Sample Sub-system Clock Oscillator Circuit with a Crystal Resonator 1

#### Table 3 Characteristics of a Sample Sub-system Clock Oscillator Circuit with a Crystal Resonator 2 (\*5)

| Nominal               | Manalan Nama      | Resonator  | Circuit Constant |            |            |              | Operating<br>Voltage | Oscillation<br>Stabilization Time |         | Domosico               |  |
|-----------------------|-------------------|------------|------------------|------------|------------|--------------|----------------------|-----------------------------------|---------|------------------------|--|
| Frequency Vendor Name | Name              | C3<br>[pF] | C4<br>[pF]       | Rf2<br>[Ω] | Rd2<br>[Ω] | Range<br>[V] | typ<br>[s]           | max<br>[s]                        | Remarks |                        |  |
|                       |                   | SSP-T7-F   | 22               | 22         | Open       | 820k         | 2.4 to 3.6           | 1.8                               | 3       | CL=12.5pF (*3)         |  |
| 32.768kHz             | Seiko Instruments | VT-200-F   |                  |            |            |              |                      |                                   |         | Normal amp             |  |
| (*1)                  | (*2)              | SSP-T7-FL  | 7                | 6          | Open       | 0            | 2.4 to 3.6           | 0.9                               | 3       | CL=6.0pF (*4)          |  |
|                       |                   | VT-200-FL  |                  |            |            |              |                      |                                   |         | Low consumption<br>amp |  |


(\*1) Normal XT amplifier mode (\*3) or low consumption amplifier mode (\*4) should be selected for the sub-system clock oscillator circuit.

(\*2) Contact Seiko Instruments, Inc., (<u>http://www.sii-crystal.com</u>) for further information about the use of the resonator.

(\*3) When considering the use of normal XT amplifier mode, use an resonator that has a large load capacitance.

(\*4) When considering the use of low consumption XT amplifier mode, use a resonator that has a small load capacitance. The applicable CL value of 6.0pF makes it possible to achieve a high time accuracy for the subclock oscillator as well as high-speed oscillation startup and low power dissipation. In addition to this value, 7.0pF and 9.0pF also fall within the applicable CL value range.

(\*5) A sample PCB trace pattern for a Seiko Instrument resonator is shown below.



- (Note 1) The oscillation stabilization time is the period required for the oscillator to stabilize in the following situations (see Figure 4):
  - After the instruction for starting the subclock oscillator circuit is executed until the oscillation is stabilized.
  - After HOLD mode is released and oscillation is started with EXTOSC (OCR register, bit 6) set to 1 until the oscillation is stabilized.
- (Note 2) The circuit constants shown are the reference values that are provided by the resonator vendor for evaluation. To make final verification of the oscillation characteristics on production boards, call the resonator vendor for evaluation on printed circuit boards.
- (Note 3) When using an oscillator circuit, observe the following wiring precautions to avoid the possible adverse influence of wiring capacitance, especially in low consumption XT amplifier mode:
  - Place the components that are involved in oscillation as close to the resonator as possible with the shortest possible traces as the oscillation characteristics are subject to the variation of trace patterns.
  - Do not take a signal directly from the oscillator circuit.
  - Do not place the oscillator circuit in the vicinity of any lines that carry large current.
  - Exercise extreme care in the wiring method when using low consumption XT amplifier mode.




Figure 1 CF Oscillator Circuit

Figure 2 XT Oscillator Circuit







Figure 3 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time




HOLD Release Signal and Oscillation Stabilization Time Note: Oscillation is enabled before HOLD mode is entered.





External circuits for reset may vary depending on the usage of POR. Please refer to the user's manual on reset function.





#### Figure 6 Serial Input/Output Waveform





Figure 7 Pulse Input Timing Waveform



- The POR function generates a reset only when power is turned on starting at the VSS level.
- No stable reset will be generated if power is turned on again when the power level does not go down to the V<sub>SS</sub> level as shown in (a).
- A reset is generated only when the power level goes down to the V<sub>SS</sub> level as shown in (b) and power is turned on again after this condition continues for 1000µs or longer.

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemify and hold SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright have and is not for resale in any manner.