

Si5381/82 Rev. E Reference Manual

Overview

This Reference Manual is intended to provide system, PCB design, signal integrity, and software engineers the necessary technical information to successfully use the Si5381/82 devices in end applications. The official device specifications can be found in the Si5381/82 datasheet.

The Si5381/82 is a high performance jitter attenuating clock multiplier which integrates four/two any-frequency DSPLLs for applications that require maximum integration and independent timing paths. A single low phase noise XO connected to the XA/XB input pins provides the reference for the device. The device supports ultra-low phase noise 4G/LTE clock generation and low jitter general-purpose clock synthesis from a single device. Each DSPLL has access to any of the four inputs and can provide low jitter clocks on any of the device outputs. Based on fourth generation DSPLL technology, these devices provide any-frequency conversion with typical jitter performance under 100 fs (4G/LTE frequency outputs). Each DSPLL supports independent Free Run, holdover modes of operation, as well as automatic and hitless input clock switching. The Si5381/82 is programmable via an SPI or I^2C serial interface with in-circuit programmable non-volatile memory so that it always powers up in a known configuration.

RELATED DOCUMENTS

- Si5381/82 Data Sheet
- Si5381/82 Device Errata
- Si5381/82A-E-EVB User Guide
- Si5381/82A-E-EVB Schematics, BOM & Layout
- IBIS models
- To download evaluation board design and support files, go to:
	- [https://www.skyworksinc.com/en/](https://www.skyworksinc.com/en/products/timing/evaluation-kits/jitter-attenuator/si5382-evaluation-kit) [products/timing/evaluation-kits/jitter](https://www.skyworksinc.com/en/products/timing/evaluation-kits/jitter-attenuator/si5382-evaluation-kit)[attenuator/si5382-evaluation-kit](https://www.skyworksinc.com/en/products/timing/evaluation-kits/jitter-attenuator/si5382-evaluation-kit)
	- [https://www.skyworksinc.com/en/](https://www.skyworksinc.com/en/products/timing/evaluation-kits/jitter-attenuator/si5381-evaluation-kit) [products/timing/evaluation-kits/jitter](https://www.skyworksinc.com/en/products/timing/evaluation-kits/jitter-attenuator/si5381-evaluation-kit)[attenuator/si5381-evaluation-kit](https://www.skyworksinc.com/en/products/timing/evaluation-kits/jitter-attenuator/si5381-evaluation-kit)
- JESD204B subclass 0 and subclass 1 support

Work Flow Expectations with ClockBuilder™ Pro and the Register Map

This reference manual is to be used to describe all the functions and features of the parts in the product family with register map details on how to implement them. It is important to understand that the intent is for customers to use the ClockBuilder™ Pro software to provide the initial configuration for the device. Although the register map is documented, all the details of the algorithms to implement a valid and optimum frequency plan are fairly complex and are beyond the scope of this document. Real-time changes to the frequency plan and other operating settings are supported by the devices. However, describing all the possible changes is not a primary purpose of this document. Refer to Applications Notes and Knowledge Base article links within the ClockBuilder Pro GUI for information on how to implement the most common, real-time frequency plan changes.

Table of Contents

Si5381/82 Rev. E Reference Manual • Functional Description

1. Functional Description

The Si5381/82 integrates four/two independent any-frequency DSPLLs in a monolithic IC for applications that require a combination of 4G/LTE, wireline, and general-purpose clocking. Any clock input can be routed to any DSPLL. The output of any DSPLL can be routed to any of the device clock inputs. Based on 4th generation DSPLL technology, the Si5381/82 provides a clock-tree-on-a-chip solution for applications that need a mix of 4G/LTE and general-purpose frequencies.

1.1 DSPLL

The DSPLL provides the synthesis for generating the output clock frequencies which are synchronous to the selected input clock frequency or Free Run from the reference clock. It consists of a phase detector, a programmable digital loop filter, a high-performance ultra-low-phase-noise analog VCO, and a user configurable feedback divider. Use of an external XO provides the DSPLL with a stable low-noise clock source for frequency synthesis and for maintaining frequency accuracy in the Free Run or Holdover modes. No other external components are required for oscillation. A key feature of DSPLL is providing immunity to external noise coupling from power supplies and other uncontrolled noise sources that normally exist on printed circuit boards.

The frequency configuration for each of the DSPLLs is programmable through the SPI or I^2C interface and can also be stored in non-volatile memory. DSPLLB is primarily used to generate 4G/LTE frequencies. Fractional frequency multiplication (Mn/Md) allows each of the DSPLLs to lock to any input frequency and generate virtually any output frequency. All divider values for a specific frequency plan are easily determined using the ClockBuilder Pro utility.

Figure 1.1. Si5381 Block Diagram

Figure 1.2. Si5382 Block Diagram

1.2 Si5381/82 LTE Frequency Configuration

The device's frequency configuration is fully programmable through the serial interface and can also be stored in non-volatile memory. The combination of flexible integer dividers and a high frequency VCO allows the device to generate multiple output clock frequencies for applications that require ultra-low phase noise and spurious performance. The table below shows a partial list of possible output frequencies for LTE applications. Note that these 4GE/LTE frequencies may be generated with an Ethernet input clock to DSPLL B. These frequencies are distributed to the output dividers using a configurable crosspoint mux. The output R dividers allow further division for up to 12 unique integer-ratio related frequencies on the Si5381/82. The ClockBuilder Pro software utility provides a simple means of automatically calculating the optimum divider values (P, M, N and R) for the frequencies listed in the table below. In addition to the LTE frequencies, the Si5381/82 devices can simultaneously generate wireline clocks like 156.25 MHz, 155.52 MHz, 125 MHz, etc. and system clocks like 100 MHz, 33 MHz, 25 MHz, etc.

Table 1.1. Example List of Possible 4G/LTE Clock Frequencies

Si5381/82 Rev. E Reference Manual • Functional Description

1.3 Si5381/82 Configuration for JESD204B Subclass 1 Clock Generation

The Si5381/82 can be used as a high-performance, fully-integrated JEDEC JESD204B jitter cleaner while eliminating the need for discrete VCXO and loop filter components. The Si5381/82 supports JESD204B subclass 0 and subclass 1 clocking by providing both device clocks (DCLK) and system reference clocks (SYSREF). The 12 clock outputs can be independently configured as device clocks or SYSREF clocks to drive JESD204B ADCs, DACs, FPGAs, or other logic devices. The Si5381/82 will clock up to six JESD204B subclass 1 targets, using six DCLK/SYSREF pairs. If SYSREF clocking is implemented in external logic, then the Si5381/82 can clock up to 12 JESD204B targets. Not limited to JESD204B applications, each of the 12 outputs is individually configurable as a high performance output for traditional clocking applications.

For applications which require adjustable static delay between the DCLK and SYSREF signals, the Si5381 supports a single DCLK/ SYSREF pair with independent skew adjustment. The Si5382 supports up to three DCLK/SYSREF pairs with each pair having independent skew adjusment. An example of an adjustable delay JESD204B frequency configuration is shown in the following figure. In this case, the N1 divider determines the device clock frequencies while the N2-N4 dividers generate the divided SYSREF used as the lower frequency frame clock. Each output N divider also includes a configurable delay (Δt) for controlling deterministic latency. This example shows a configuration where all the device clocks are controlled by a single delay (Δt1) while the SYSREF clocks each have their own independent delay (Δt2 -Δt4), though other combinations are also possible. The bidirectional delay is programmable over ±8.6 ns in 68 ps steps. ClockBuilder Pro makes it easy to program variable delay between the DCLK and SYSREF. The SYSREF clock is always periodic (not pulsed) and can be controlled (on/off) without glitches by enabling or disabling its output through register writes.

Figure 1.3. Example Si5381 Divider Configuration for Generating JESD204B Subclass 1 Clocks

Si5381/82 Rev. E Reference Manual • Functional Description

1.4 DSPLL Loop Bandwidth

The DSPLL loop bandwidth determines the amount of input clock jitter attenuation and wander filtering. Register configurable loop bandwidth settings in the range of 20 Hz to 4 kHz are available for selection for DSPLLB and 1 Hz to 4 kHz in the other DSPLL(s). Each DSPLL will always remain stable with less than 0.1 dB of peaking regardless of the loop bandwidth selection. The DSPLL loop bandwidth register values are determined using ClockBuilder Pro. Note that after manually changing bandwidth parameters, the BW_UPDATE_PLLx bit must be set high to latch the new values into operation. This update bit will latch the new values for Loop, Fastlock, and Holdover Exit bandwidths simultaneously.

Table 1.2. DSPLL Loop Bandwidth Registers

1.4.1 Fastlock

Selecting a low DSPLL loop bandwidth (e.g., 20 Hz) will generally lengthen the lock acquisition time. The Fastlock feature allows setting a temporary Fastlock Loop Bandwidth that is used during the lock acquisition process to reduce lock time. Higher Fastlock loop bandwidth settings will enable the DSPLLs to lock faster. Fastlock Bandwidth settings up to 4 kHz are available for selection. Fastlock bandwidth should generally be set from 10x to 100x the loop bandwidth for optimal results. Once lock acquisition has completed, the DSPLL's loop bandwidth will automatically revert to the DSPLL Loop Bandwidth setting. The Fastlock feature can be enabled or disabled independently by register control.

Note: The BW_UPDATE_PLLx update bit will latch new values for Loop, Fastlock, and Holdover Exit bandwidths simultaneously.

Table 1.3. DSPLL Fastlock Bandwidth Registers

The loss of lock (LOL) feature is a fault monitoring mechanism. Details of the LOL feature can be found in [3.3.4 DSPLL Loss-of-Lock](#page-32-0) [\(LOL\) Detection.](#page-32-0)

1.4.2 Holdover Exit Bandwidth

In additional to the Loop and Fastlock bandwidths, a user-selectable bandwidth is available when exiting holdover and locking or relocking to an input clock when ramping is disabled (HOLD_RAMP_BYP = 1). CBPro sets this value equal to the Loop bandwidth by default.

Note that the BW_UPDATE_PLLx bit will latch new values for Loop, Fastlock, and Holdover bandwidths simultaneously.

Table 1.4. DSPLL Holdover Exit Bandwidth Registers

1.5 Dividers Overview

There are four main divider classes within the Si5381/82. All M, N, and P divisor values for the Si5381/82 may be Integer or Fractional. Refer to the corresponding block diagrams in [1.1 DSPLL](#page-4-0) to see the individual dividers.

- P0-P3: Input clock wide range dividers (0x0208-0x022F)
	- 48-bit numerator, 32-bit denominator
	- Min. value is 1, Max. value is 2^{24} (Fractional-P divisors must be > 5)
	- Practical P divider range of (Fin / 2 MHz) < P < (Fin / 8 kHz)
	- Each divider has an update bit that must be written to cause a newly written divider value to take effect.
	- Soft Rest All will also update the P divider values
- M: DSPLL feedback divider (0x0415-0x041F, 0x0515-0x051F, 0x0615-0x061F, 0x0716-0x0720)
	- 56-bit numerator, 32-bit denominator
	- Practical M divider range of (Fdco / 2 MHz) < M < (Fdco / 8 kHz)
	- The M divider has an update bit that must be written to cause a newly written divider value to take effect.
	- Soft Reset will also update M divider values.
	- DSPLL B includes an additional divide-by-5 in the feedback path. Manually calculated M divider register values must be adjusted accordingly.
- N: Output dividers (0x0302 0x0338)
	- 44-bit numerator, 32-bit denominator
	- Min. value is 5, Max. value is 2^{24} (Fractional-N divisors must be > 10)
	- Each N divider has an update bit that must be written to cause a newly written divider value to take effect.
	- Soft Reset will also update N divider values.
- R: Final output divider (0x0247-0x026A)
	- 24-bit field
	- Min. value is 2, Max. value is 2^{25} -2
	- Only even integer divide values: 2,4,6, etc.
	- R Divisor = $2 \times$ (Field +1). For example, Field = 3 gives an R divisor of 8.
	- Bypassed for Fout > 1.5 GHz

2. Modes of Operation

After initialization, the DSPLL will operate in one of the following modes: Free Run, Lock Acquisition, Locked, VCO Freeze, or Holdover. These modes are described further in the sections below.

Figure 2.1. Modes of Operation

2.1 Reset and Initialization

Once power is applied, the device begins an initialization period where it downloads default register values and configuration data from NVM and performs other initialization tasks. Communicating with the device through the SPI or $I²C$ serial interface is possible once this initialization period is complete. No output clocks will be generated until the initialization is complete.

There are two types of resets available. A Hard Reset is functionally similar to a device power-up. All registers will be restored to the values stored in NVM, and all circuits including the serial interface, will be restored to their initial state. A Hard Reset is initiated using the RSTb pin or by asserting the Hard Reset bit. A Soft Reset bypasses the NVM download and is used to initiate register configuration changes. A hard reset affects all DSPLLs, while a soft reset can affect all or each DSPLL individually. Also, any reset affecting DSPLL B will reset DSPLLs A/C/D as well. Individual DSPLL soft resets do not update the loop/fastlock bandwidths. If these settings have changed, they must be updated using BW_UPDATE_PLLx prior to issuing the individual soft reset.

The Si5381/82 is fully configurable using the serial interface ($I²C$ or SPI). At power up the device downloads its default register values from internal non-volatile memory (NVM). Application specific default configurations can be written into NVM allowing the device to generate specific clock frequencies at power-up. Writing default values to NVM is in-circuit programmable with normal operating power supply voltages applied to its VDD and VDDA pins.

2.1.1 Updating Registers During Device Operation

If certain registers are changed while the device is in operation, it is possible for the PLL to become unresponsive (i.e. lose lock indefinitely). Any change that causes the VCO frequency to change by more than 250 ppm since Power-up, NVM download, or SOFT_RST requires the following special sequence of writes. The following are the affected registers:

PLL lockup can easily be avoided by using the following the preamble and postamble write sequence when one of these registers is modified during device operation. ClockBuilder Pro software adds these writes to the output file by default when Exporting Register Files.

1. To start, write the preamble by updating the following control bits using Read/Modify/Write sequences:

2. Wait 625 ms for the device state to stabilize.

3. Then modify all desired control registers.

4. Write 0x01 to Register 0x001C (SOFT_RST) to perform a Soft Reset once modifications are complete.

5. Write the postamble by updating the following control bits using Read/Modify/Write sequences:

2.1.2 NVM Programming

The NVM is two-time writable by the user. Once a new configuration has been written to NVM, the old configuration is no longer accessible.

While polling DEVICE_READY during the procedure below, the following conditions must be met in order to ensure that the correct values are written into the NVM:

- VDD and VDDA power must both be stable throughout the process.
- No additional registers may be written during the polling. This includes the page register at address 0x01. DEVICE READY is available on every register page, so no page change is needed to read it.
- Only the DEVICE_READY register (0xFE) should be read during this time.

The procedure for writing registers into NVM is as follows:

- 1. Write all registers as needed. Verify device operation before writing registers to NVM.
- 2. You may write to the user scratch space (registers 0x026B to 0x0272) to identify the contents of the NVM bank.
- 3. Write 0xC7 to NVM_WRITE register.
- 4. Poll DEVICE_READY until DEVICE_READY=0x0F.
- 5. Set NVM_READ_BANK 0x00E4[0]=1.
- 6. Poll DEVICE_READY until DEVICE_READY=0x0F.

Alternatively, steps 5 and 6 can be replaced with a Hard Reset, either by RSTb pin, HARD_RST register bit, or power cycling the device to generate a POR. All of these actions will load the new NVM contents back into the device registers.

Note that the I2C ADDR setting in register 0x000B is not saved as part of this NVM write procedure. To update this register in a non-volatile way, the "Si534x8x I2C Address Burn Tool" allows updating this value one time. This utility is included in the ClockBuilder Pro installation and can be accessed under the "Misc" folder in the installation directory.

Table 2.2. NVM Programming Registers

2.2 Free Run Mode

Once power is applied to and initialization is complete, the DSPLL will automatically enter Free Run mode; generating the output frequencies determined by the NVM. The frequency accuracy of the generated output clocks in Free Run mode is entirely dependent on the frequency accuracy of the XAXB reference clock. Any temperature drift of this frequency will be tracked at the output clock frequencies. A TCXO or OCXO is recommended for applications that need better frequency accuracy and lower wander while in Free Run or Holdover modes. Since there is little jitter attenuation from the XAXB pins to the clock outputs, devices should use a low-jitter XAXB reference clock to minimize output clock jitter.

2.3 Lock Acquisition Mode

The device monitors all inputs for a valid clock. If a valid clock is available for synchronization, the DSPLL will automatically start the lock acquisition process. If the Fastlock feature is enabled, the DSPLL will acquire lock using the Fastlock Loop Bandwidth setting and then transition to the DSPLL Loop Bandwidth setting when lock acquisition is complete. During lock acquisition the outputs will generate a clock that follows the VCO frequency change as it pulls-in to the input clock frequency.

2.4 Locked Mode

Once locked, the DSPLL will generate output clocks that are both frequency and phase locked to its selected input clock. At this point, the XAXB reference clock frequency drift does not affect the output frequency. A loss of lock status bit indicates when lock is achieved. See [3.3.4 DSPLL Loss-of-Lock \(LOL\) Detection](#page-32-0) for more details on the operation of the loss of lock circuit.

2.5 Holdover Mode

Any of the DSPLLs will automatically enter holdover mode when the selected input clock becomes valid and no other valid input clocks are available for selection. Each DSPLL uses an averaged input clock frequency as its final holdover frequency to minimize the disturbance of the output clock phase and frequency when an input clock suddenly fails. The holdover circuit for each DSPLL stores up to 120 seconds of historical frequency data while locked to a valid clock input. The final averaged holdover frequency value is calculated from a programmable window within the stored historical frequency data. Both the window size and the delay are programmable as shown in the figure below. The window size determines the amount of holdover frequency averaging. This delay value allows recent frequency information to be ignored for Holdover in cases where the input clock source frequency changes as it is removed.

Figure 2.3. Programmable Holdover Window

When entering holdover, a DSPLL will pull its output clock frequency to the calculated averaged holdover frequency. While in holdover, the output frequency drift is determined by the reference clock temperature drift. If a clock input becomes valid, a DSPLL will automatically exit the holdover mode and re-acquire lock to the new input clock. This process involves pulling the output clock frequencies to achieve frequency and phase lock with the input clock. This pull-in process is glitchless and its rate is controlled by the DSPLL or the Fastlock bandwidth. These options are register-programmable.

The recommended mode of exit from holdover is a ramp in frequency. Just before the exit begins, the frequency difference between the output frequency while in holdover and the desired, new output frequency is measured. It is quite possible that the new output clock frequency will not be exactly the same as the holdover output frequency because the new input clock frequency might have changed and the holdover history circuit may have changed the holdover output frequency. The ramp logic calculates the difference in frequency between the holdover frequency and the new, desired output frequency. Using the user selected ramp rate, the correct ramp time is calculated. The output ramp rate is then applied for the correct amount of time so that when the ramp ends, the output frequency will be the desired new frequency. Using the ramp, the transition between the two frequencies is smooth and linear. The ramp rate can be selected to be very slow (0.2 ppm/sec), very fast (40,000 ppm/sec) or any of approximately 40 values that are in between. The loop BW values do not limit or affect the ramp rate selections and vice versa. CBPro defaults to ramped exit from holdover. Ramping is also used for ramped input clock switching. See [3.2.3 Ramped Input Switching](#page-26-0) for more information. See [AN1057: Hitless Switching using](https://www.skyworksinc.com/-/media/Skyworks/SL/documents/public/application-notes/an1057-hitless-switching-using-si534x-8x.pdf) [Si534x/8x Devices](https://www.skyworksinc.com/-/media/Skyworks/SL/documents/public/application-notes/an1057-hitless-switching-using-si534x-8x.pdf) for more information on Hitless and Ramped Switching with Rev. E devices.

As shown in [Figure 2.1 Modes of Operation on page 12](#page-11-0), the Holdover and Free Run modes are closely related. The device will only enter Holdover if a valid clock has been selected long enough for the holdover history to become valid, i.e., HOLD_HIST_VALID = 1. If the clock fails before the combined HOLD_HIST_LEN + HOLD_HIST_DELAY time has been met, HOLD_HIST_VALID = 0 and the device will enter Free Run mode instead. Note that the Holdover history accumulation is suspended when the input clock is removed and resumes accumulating when a valid input clock is again presented to the DSPLL. Note that when switching between input clocks with different (non-0 ppm offset) frequencies, the holdover history requires a time of $2 * HOLD$ HIST LEN + HOLD HIST DELAY to update the average frequency value. If a switch is initiated before this time, the average holdover frequency will be a value between the old input frequency and the new one.

Table 2.3. DSPLL Holdover Control and Status Registers

2.6 VCO Freeze Mode

If holdover history is not valid, the DSPLL automatically enters VCO Freeze mode when the selected input clock becomes invalid and no other valid input clocks are available for selection. The DSPLL uses the last measured input frequency to set the output frequencies in the VCO Freeze mode. If an input clock becomes valid, the DSPLL automatically exits the VCO Freeze mode and re-acquires lock to the new input clock.

3. Clock Inputs (IN0, IN1, IN2, IN3/FB_IN)

The Si5381/82 supports four clock inputs that can be used to synchronize any of the DSPLLs. The inputs accept both differential and single-ended clocks. A crosspoint between the inputs and the DSPLLs allows any of the inputs to connect to any of the DSPLLs as shown in the figure below.

Figure 3.1. DSPLL Input Selection Crosspoint

3.1 Input Source Selection

Input source selection for each of the DSPLLs can be made manually through register control or automatically using an internal state machine. Note that all inputs to DSPLL B must come from Integer-P input dividers. ClockBuilder Pro takes this into account when generating frequency plans.

In manual mode the input selection is made by writing to a register. If there is no clock signal on the selected input, the DSPLL will automatically enter holdover mode if the holdover history is valid or Free Run if it is not.

Table 3.2. Manual Input Select Control Register or Pin

Note: IN_SEL_REGCTRL will be ignored when DSPLL B is is Zero Delay Mode. See Section [5. Zero Delay Mode for DSPLL B](#page-57-0) for more information.

Table 3.3. Manual Input Select Control Registers

When configured in automatic mode, the DSPLL automatically selects a valid input that has the highest configured priority. The priority arrangement is independently configurable for each DSPLL and supports revertive or non-revertive selection. All inputs are continuously monitored for loss-of-signal (LOS) and/or invalid frequency range (OOF). By default, inputs asserting either or both LOS or OOF cannot be selected as source for any DSPLL. However, these restrictions may be removed by writing to the registers described below. If there is no valid input clock, the DSP will enter either Holdover or Free Run mode depending on whether the holdover history is valid at that time or not. Note that IN3 is not available for input selection when DSPLL B is in Zero-Delay Mode.

3.1.1 Manual Input Selection

In manual mode, CLK_SWITCH_MODE=0x00.

Input switching can be done manually using the IN SEL[1:0] device pins from the package or through registers 0x042A/0x052A/ 0x062A/0x072B IN_SEL_PLLx[2:1]. 0x052A[0] (IN_SEL_REG_CTRL) determines if input selection is pin selectable or register selectable. The default is pin selectable. The following table describes the input selection on the pins. Note that when Zero Delay Mode is enabled, the FB_IN pins will become the feedback input and IN3 therefore is not available as a clock input. See Section [5. Zero Delay](#page-57-0) [Mode for DSPLL B](#page-57-0) for further information. If there is not a valid clock signal on the selected input, the device will automatically enter Free Run or Holdover mode.

Table 3.4. Manual Input Selection using IN_SEL[1:0] Pins

3.1.2 Automatic Input Switching

In automatic mode CLK_SWITCH_MODE = 0x01 (Non-revertive) or 0x02 (Revertive).

Automatic input switching is available in addition to the manual selection described previously in [3.1.1 Manual Input Selection](#page-20-0) . In automatic mode, the switching criteria is based on input clock qualification, input priority and the revertive option. The IN SEL0 and IN_SEL1 pins and IN_SEL register bits are not used in automatic input switching. Also, only input clocks that are valid (i.e., with no active fault indicators) can be selected by the automatic clock switching. If there are no valid input clocks available, the DSPLL will enter Holdover or Free Run mode. With Revertive switching enabled, the highest priority input with a valid input clock is always selected. If an input with a higher priority becomes valid then an automatic switchover to that input will be initiated. With Non-revertive switching, the active input will always remain selected while it is valid. If it becomes invalid, an automatic switchover to the highest priority valid input will be initiated. Note that automatic input switching is not available in Zero Delay Mode. See section [5. Zero Delay Mode for DSPLL B](#page-57-0) for further information.

Table 3.5. Automatic Input Select Control Registers

3.2 Types of Inputs

Each of the four different inputs IN0-IN3 can be configured as ac-coupled differential formats such as LVDS, LVPECL, HCSL, CML, and ac-coupled single-ended CMOS formats. The standard format inputs have a nominal 50% duty cycle, must be ac-coupled and use the "Standard" input buffer selection as these pins are internally dc-biased to approximately 0.83 V.

Floating clock inputs are noise sensitive. Add a cap to ground for all non-CMOS unused clock inputs. To place the input into Standard Mode make sure IN_PULSED_CMOS_EN 0x949 [7:4] = 0. Bit $7 = IN3$, Bit 6 = IN2, Bit 5 = IN1 and Bit 4 = IN0. Make sure the corresponding input bit is set to 0 for Standard Mode. If this bit is 1 this will turn on dc-coupled CMOS Mode. Setting IN PULSED CMO EN enables all dc-coupled CMOS modes described below.

Standard AC-Coupled Differential

* These caps should have < ~5 ohms capacitive reactance at the clock input frequency.

*This cap should have less than ~20 ohms of capacitive reactance at the clock input frequency.

** Only when 3.3 V LVCMOS driver is present, use $R2 = 845$ ohm and $R1 = 267$ ohm if needed to keep the signal at INx \leq 3.6 Vpp_se. Including C1 = 6 pf may improve the output jitter due to faster input slew rate at INx. If attenuation is not needed for Inx<3.6Vppse, make R1 = 0 ohm and omit C1, R2 and the capacitor below R2. C1, R1, and R2 should be physically placed as close as practical to the device input pins.

Figure 3.2. AC-Coupled Standard Input Termination Diagrams

Each of the four different inputs IN0-IN3 can be configured as single-ended dc-coupled standard CMOS, non-standard CMOS or pulsed CMOS inputs. In all cases, the inputs should be terminated near the device input pins. In these configurations CMOS mode is enabled via register setting "IN_PULSED_CMOS_EN" = 1 for each input. Note from the data sheet that the Standard CMOS selection has higher VIL and VIH settings than the non-standard/ pulsed CMOS Input buffer selection. See the data sheet for the max VIL and min VIH values for both Standard CMOS vs Non-standard CMOS & Pulsed CMOS selection. In general, following the "Standard AC-Coupled Single-Ended" arrangement shown above will give superior jitter performance than the dc-coupled arrangements below.

* Attenuation circuit not required for 1.8 V input or if all input specifications in data sheet are met.

Non-Standard or Pulsed CMOS

* Attenuation circuit recommended but not required if input specifications in data sheet are met.

Figure 3.3. Input Terminations for DC-Coupled Standard CMOS and Non-Standard/Pulsed CMOS Inputs

Standard CMOS refers to a signal with a swing of (1.8 V, 2.5 V or 3.3 V) +/- 5% that complies with the specified maximum VIL and minimum VIH specifications in the data sheet. Refer to the data sheet for the VIL and VIH specifications. For non-compliant inputs, a resistive attenuator is required as shown. It is not recommended to add the attenuation circuit for compliant inputs as it adversely affects the signal integrity at the input pins. Note that maximum input frequency cannot be guaranteed with the attenuator circuit. If an input exceeds $3.3 \text{ V} +5\%$ then the input must be attenuated before going into the chip.

Non-standard CMOS refers to a signal with a swing of (1.8V, 2.5 V or 3.3 V) +/-5% that has been attenuated/level-shifted in order to comply with the specified non-standard maximum VIL and minimum VIH specifications. Please refer to the data sheet for the VIL and VIH specifications. For non-compliant inputs, a resistive attenuator is required as shown. It is not recommended to add the attenuation circuit for compliant inputs as it adversely affects the signal integrity at the input pins. Note that maximum input frequency cannot be quaranteed with the attenuator circuit. If an input exceeds $3.3 \vee +5\%$ then the input must be attenuated before going into the chip.

The pulsed CMOS input format allows pulse-based inputs, such as frame-sync and other synchronization signals having a duty cycle much less than 50%. These pulsed CMOS signals are dc-coupled and use the "Pulsed CMOS" Input Buffer selection. The resistor divider values given in the diagram will work with up to 1 MHz pulsed inputs. Pulsed CMOS refers to a low-frequency (up to 1 MHz), low/high duty cycle signal with a swing of (1.8 V, 2.5 V or 3.3 V) +/-5% that has been attenuated/level-shifted in order to comply with the specified non-standard maximum VIL and minimum VIH specifications. Refer to the data sheet for the VIL and VIH specifications. Make sure to not violate the max and min specifications or use the attenuator circuit to ensure the specifications.

Input clock buffers are enabled by setting the IN EN 0x0949[3:0] bits appropriately for IN3 through IN0. Unused clock inputs may be powered down and left unconnected at the system level. For standard mode inputs, both input pins must be properly connected, as shown in the above figure, including the "Standard AC-Coupled Single Ended" case. In any of the CMOS modes, it is not necessary to connect the inverting INx input pin.

To place the input buffer into any one of the CMOS modes, the corresponding bit must be set in IN_PULSED_CMOS_EN 0x0949[7:4]. Make sure the corresponding input bit is set to 1 for DC-Coupled CMOS Mode. Although the name is IN PULSED CMOS EN this setting actually corresponds to enable all DC-coupled CMOS modes. IN CMOS USE1P8 0x094F[7:4] determines Standard CMOS mode when the input bit is high and Non-Standard or Pulsed CMOS Mode when the input bit is low. The difference between Standard CMOS and Non-Standard/ Pulsed CMOS is the VIL/VIH settings, which should be reviewed carefully from the data sheet.

Table 3.6. Input Clock Control and Configuration Registers

3.2.1 Hitless Input Switching

Phase buildout, also referred to as hitless switching, prevents a phase change from propagating to the output when switching between two clock inputs with an integer related frequency and a fixed phase relationship (i.e., they are phase/frequency locked, but with a non-zero phase difference). When phase buildout is enabled, the DSPLL absorbs the phase difference between the two input clocks during a clock switch. When phase buildout is disabled, the phase difference between the two inputs is propagated to the output at a rate determined by the DSPLL loop bandwidth. Lower PLL loop bandwidth provides more filtering. See [AN1057: Hitless Switching using](https://www.skyworksinc.com/-/media/Skyworks/SL/documents/public/application-notes/an1057-hitless-switching-using-si534x-8x.pdf) [Si534x/8x Devices](https://www.skyworksinc.com/-/media/Skyworks/SL/documents/public/application-notes/an1057-hitless-switching-using-si534x-8x.pdf) for more information on Hitless and Ramped Switching with Rev. E devices.

Hitless Switching with Phase Buildout should be used for applications where the input clocks are all locked to a common upstream clock, as in most synchronous systems. Gapped clocks are not supported.

Si5381 Si5382 HSW_EN_PLLA $\qquad \qquad$ 0436[2] 0436[2] 0436[2] enable Hitless Switching.

> 0: Disable Hitless switching 1: Enable Hitless switching (phase buildout enabled) (de-

fault)

Table 3.7. DSPLL Hitless Switching Control Registers

3.2.2 Use Case Scenario: Using More Than Two Inputs

HSW_EN_PLLC – 1 0636[2] HSW_EN_PLLD – $|$ 0737[2]

When a DSPLL uses more than two inputs there is a rare but small chance that if two of the inputs are lost at the exact same time (within 1 PFD clock period) the switch to the 3rd available input will not occur correctly, and the state machine will be stuck pointing to a lost clock causing the PLL to lose lock. It won't recover unless manually switched to an available input.

Workaround: For designs using more than two inputs with hitless switching enabled follow the below guidance.

HSW_EN_PLLB 0536[2] 0536[2]

- 1. Do not disable two inputs at the exact same time. If both inputs must be shut off then leave at least one clock period of delay between shutting off one input and then shut off the other input.
- 2. Also consider including a LOS ISR (Interrupt Service Routine) that always checks for a LOS event with the active input pointing to an input that is LOS.

Outside the ISR make sure the device is already configured for input register control mode if this is an available feature for the device. Set IN_SEL_REGCTRL[0] = 1 for devices that have the option of both pin or register control.

LOS Interrupt Service Routine Pseudo Code Example:

Step 1. If the interrupt pin/bit is set, read and store the LOS flags LOS_FLG 0x0012 [3:0]. If any of the LOS_FLG bits are set then proceed to step 2, otherwise exit this ISR.

Step 2. Read the PLL Input Active Register(s). This is named IN_ACTV_PLLx[1:0]), where x = A, B, C or D, depending on the PLL. Compare this to the LOS flags asserted in step 1. This is done to determine if a PLL input is set to an input that does not have a clock present (i.e., LOS=1).

Step 3. If a PLL input is set to a clock input that is not present (i.e., LOS = 1), then set the input switch to manual mode as follows: et CLK_SWITCH_MODE_PLLx[1:0] = 0, where x= A, B, C, or D depending on the PLL. If a PLL input is set to a clock input that IS present (i.e., LOS = 0), then exit this ISR.

Step 4. Change the input to an available active input. Set IN SEL PLLx where $x = A$, B, C or D, depending on the PLL. Set to $0, 1, 2$ or 3, whichever is the available active input (i.e., LOS = 0).

Step 5. Verify IN ACTV PLLx to make sure that the PLLx input is now the active clock input as expected.

Step 6. Go back to automatic mode. Set CLK_SWITCH_MODE_PLLx[1:0] = 1 for Automatic non revertive, or 2 for automatic revertive.

Step 7. Set LOS_FLG[3:0] = 0. Otherwise, old flags can cause errors on the next LOS event.

For further guidance and workarounds, contact Skyworks.

3.2.3 Ramped Input Switching

When switching between input clocks that are not synchronized to the same upstream clock source (i.e. are plesiochronous) there will be differences in frequency between clocks. Ramped switching should be enabled in these cases to ensure a smooth frequency transition on the outputs. In this situation, it is also advisable to enable phase buildout, as discussed in the previous section to minimize the input-to-output clock skew after the frequency ramp has completed.

When ramped clock switching is enabled, the Si5381-82 will enter into holdover and then exit from holdover when the exit ramp has been calculated. Note that it can take up to ~1 second for the Si5381-82 to make the ramp calculations. This means that ramped switching behaves like an exit from holdover. This is particularly important when switching between two input clocks that are not the same frequency so that the transition between the two frequencies will be smooth and linear. Ramped switching is not needed for cases where the input clocks are locked to the same upstream clock source. The CBPro 'DSPLL Configure' page defaults to enable 'Ramped Exit from Holdover', but the user needs to select the 'Ramped Input Switching & Exit from Holdover' option when switching between non-synchronized input clocks.The same ramp rate settings are used for both exit from holdover and clock switching. For more information on ramped exit from holdover including the ramp rate, see Section [2.5 Holdover Mode.](#page-15-0)

Table 3.8. Ramped Switching Controls

3.2.4 Glitchless Input Switching

The DSPLLs have the ability to switch between two input clock frequencies that are up to ±20 ppm apart. The DSPLLs will pull-in to the new frequency at a rate determined by the DSPLLs' loop bandwidth. The DSPLLs' loop bandwidth is set using registers 0x0408 to 0x040D for DSPLL A, 0x0508 to 0x050D for DSPLL B, 0x0608 to 0x060D for DSPLL C and 0x0709 to 0x070E for DSPLL D. Depending on the LOL configuration settings, the loss of lock (LOL) indicator may assert while the DSPLL is pulling-in to the new clock frequency. However, there will never be shortened "runt" output pulses generated at the output during the transition.

3.2.5 Unused Inputs

Unused inputs can be disabled and left unconnected when not in use. Register 0x0949[3:0] defaults the input clocks to being enabled. Clearing the bits for unused inputs will powerdown those inputs. For inputs which are enabled but have an inactive clock source, a weak pullup or pulldown resistor may be added to minimize noise pickup.

3.2.6 Slew Rate Considerations

It is well known that low slew rates are a cause of increased jitter. Although the low loop BW of the Si5381-82 will attenuate a good portion of the jitter that is associated with a low slew rate clock input, if the slew rate is low enough, the output jitter will increase. The following figure shows the effect of a low slew rate on RMS jitter for a differential clock input. It shows the relative increase in the amount of RMS jitter due to low slew rate and is not intended to show absolute jitter values.

Figure 3.4. Effect of Low Input Slew Rate on Output RMS Jitter

3.3 Fault Monitoring

All four input clocks (IN0, IN1, IN2, IN3) are monitored for loss of signal (LOS) and out-of-frequency (OOF) as shown in the figure below. The XAXB reference clock is also monitored for LOS since it provides a critical reference clock for the DSPLLs. Each DSPLL also has a Loss of Lock (LOL) indicator, which is asserted when the DSPLL has lost synchronization with the selected input clock.

Figure 3.5. Si5381/82 Fault Monitors

3.3.1 Input LOS (Loss-of-Signal) Detection

The loss of signal monitor measures the period of each input clock cycle to detect phase irregularities or missing clock edges. Each of the input LOS circuits has its own programmable sensitivity that allows missing edges or intermittent errors to be ignored. LOS sensitivity is configurable using the ClockBuilder Pro utility. The LOS status for each of the monitors is accessible by reading its status register bit. The live LOS register always displays the current LOS state. Also, there is a sticky flag register which stays asserted until cleared by the user.

Figure 3.6. LOS Status Indicator

3.3.2 XAXB Reference Clock LOSXAXB (Loss-of-Signal) Detection

A LOS monitor is also available to ensure that the XAXB reference clock is valid. By default the output clocks are disabled when LOSXAXB is detected. This feature can be disabled such that the device will continue to produce output clocks even when LOSXAXB is detected. The table below lists the loss of signal status indicators and fault monitoring control registers.

Table 3.9. LOS Monitoring and Control Registers

3.3.3 Input OOF (Out-of-Frequency) Detection

Each input clock is monitored for frequency accuracy with respect to an OOF reference which it considers as its 0 ppm reference. This OOF reference can be selected as either:

- XAXB reference clock
- IN0, IN1, IN2, IN3

The final OOF status is determined by the combination of both a precise OOF monitor and a fast OOF monitor as shown in the figure below. An option to disable either monitor is also available. The live OOF register always displays the current OOF state and its sticky flag register bit stays asserted until cleared. Note that IN3 is only available as an OOF reference when DSPLL B is not in ZDM.

Figure 3.7. OOF Status Indicator

The Precision OOF monitor circuit measures the frequency of all input clocks to within up to ± 1 ppm accuracy with respect to the selected OOF frequency reference. A valid input clock frequency is one that remains within the register-programmable OOF frequency range of up to ±500 ppm in steps of 1/16 ppm. A configurable amount of hysteresis is also available to prevent the OOF status from toggling at the failure boundary. An example is shown in the figure below. In this case, the OOF monitor is configured with a valid frequency range of ±6 ppm and with 2 ppm of hysteresis. An option to use one of the input pins (IN0–IN3) as the 0 ppm OOF reference instead of the XAXB reference clock is available. These options are all register configurable.

Figure 3.8. Example of Precision OOF Status Monitor Set and Clear Thresholds

The table below lists the OOF monitoring and control registers. Because the precision OOF monitor needs to provide 1 ppm of frequency measurement accuracy, it must measure the monitored input clock frequencies over a relatively long period of time. However, this may be too slow to detect an input clock that is quickly ramping in frequency. An additional level of OOF monitoring called the Fast OOF monitor runs in parallel with the precision OOF monitors to quickly detect a ramping input frequency. The Fast OOF responds more quickly, and has larger thresholds.

Table 3.10. OOF Status Monitoring and Control Registers

3.3.4 DSPLL Loss-of-Lock (LOL) Detection

The Loss of Lock (LOL) monitor asserts a LOL register bit when the DSPLL has lost synchronization with its selected input clock. There are two LOL frequency monitors, one that sets the LOL indicator (LOL Set) and another that clears the indicator (LOL Clear). An optional timer is available to delay clearing of the LOL indicator to allow additional time for the DSPLL to completely lock to the input clock.

There are four parameters to the LOL monitor.

1. Assert to set the LOL.

a. User sets the threshold in ppm in CBPro.

2. Fast assert to set the LOL.

a. CBPro sets this to ~100 times the assert threshold.

b. A very large ppm error in a short time will assert the LOL.

3. De-assert to clear the LOL.

a. User sets the threshold in ppm in CBPro.

4. Clear delay.

a. CBPro sets this based upon the project plan.

A block diagram of the LOL monitor is shown in the figure below. The live LOL register always displays the current LOL state and a sticky flag register always stays asserted until cleared.

Figure 3.9. LOL Status Indicators

The LOL frequency monitor has an adjustable sensitivity which is register-configurable from ± 1 ppm to $\pm 10,000$ ppm. Having two separate frequency monitors allows for hysteresis to help prevent chattering of LOL status. An example configuration where LOCK is indicated when there is less than 0.1 ppm frequency difference at the inputs of the phase detector and LOL is indicated when there's more than 10 ppm frequency difference is shown in the figure below.

Figure 3.10. Example of LOL Set and Clear Thresholds

A timer delays clearing of the LOL indicator to allow additional time for the DSPLL to completely lock to the input clock. The timer is also useful to prevent the LOL indicator from toggling or chattering as the DSPLL completes lock acquisition. The configurable delay value depends on frequency configuration and loop bandwidth of the DSPLL and is automatically calculated using the ClockBuilder Pro utility. It is important to know that, in addition to being status bits, LOL enables Fastlock.

The settings in the above table are handled by ClockBuilder Pro. Manual settings should be avoided.

3.3.5 Device Status Monitoring

In addition to the input-driven LOS, LOSXAXB, OOF, LOL, and HOLD fault monitors discussed previously, there are several additional status monitors which may be useful in determining the device operating state. While some of these indicators may seem redundant, they are either taken from different locations in the device or are active in different operating modes. These indicators can provide further insight into the operating state of the device.

Table 3.12. Device Status Monitoring and Control Registers
Si5381/82 Rev. E Reference Manual • Clock Inputs (IN0, IN1, IN2, IN3/FB_IN)

3.3.6 INTRb Interrupt Configuration

The INTRb interrupt output pin is a convenient way to monitor a change in state of one or more status indicator flags, though direct polling may also be used to monitor device status. Each of the status indicator flags is maskable to avoid unwanted assertion of the interrupt pin. The state of the INTRb pin is reset by clearing the unmasked status flag register bit(s) that caused the interrupt. Note that the status flag register bits cannot be cleared if the corresponding status indicator is still showing a fault.

Figure 3.11. Interrupt Pin Source Masking Options

4. Output Clocks

The Si5381/82 supports up to twelve differential output drivers. Each driver has a configurable voltage amplitude covering a wide variety of differential signal formats, including LVPECL, LVDS, HCSL, and CML. In addition to supporting differential signals, any of the outputs can be configured as single-ended LVCMOS (3.3V, 2.5V, or 1.8V), providing up to 24 single-ended outputs, or any combination of differential and single-ended outputs.

4.1 Output Crosspoint Switch

A crosspoint switch allows any of the output drivers to connect with any of the DSPLLs. The crosspoint configuration is programmable and can be stored in NVM so that the desired output configuration is ready at power up.

Figure 4.1. Si5381 N Divider to Output Driver Crosspoint

The following table is used to set up the routing from the N divider frequency selection to the output.

Table 4.1. Output Crosspoint Configuration Registers

The N dividers are connected as per the following table:

Table 4.2. N Divider Usage

4.1.1 Output R Divider Synchronization

All the output R dividers are reset to a known state during the power-up initialization period. Resetting the device using the RSTb pin or asserting the Hard Reset bit 0x001E[1] will give the same result. Also, the output R dividers can be reset by writing the SYNC register bit (0x001E[2]) high.. Soft Reset does not affect the output synchronization.

4.2 Performance Guidelines for Outputs

Whenever a number of high frequency, fast rise time, large amplitude signals are located close to one another, the laws of physics dictate that there will be some amount of crosstalk. Use of integer-related output frequencies reduces the opportunity for crosstalk. The phase noise of these devices is so low that crosstalk may be detected in certain cases. Crosstalk occurs at both the device level, as well as the PCB level. It is difficult (and possibly irrelevant) to allocate the crosstalk contributions between these two sources since it can only be measured, while the device is mounted on a PCB.

In addition to following the PCB layout guidelines given in [9. XO and Device Circuit Layout Recommendations,](#page-71-0) crosstalk can be minimized by modifying the placements of the different output clock frequencies. For example, consider the following lineups of output clocks in the table below. The "Clock Placement Wizard ..." button on the "Define Output Frequencies" page of ClockBuilder Pro provides an easy way to change the frequency placements by either Manual or Automatic means.

Table 4.3. Comparison of Output Clock Frequency Placement Choices

Using this example, a few guidelines are illustrated:

- 1. Avoid adjacent frequency values that are close in frequency. A 156.25 MHz clock should not be placed next to a 155.52 MHz clock as crosstalk will be observed at 0.73 MHz offset from each frequency. If the jitter integration bandwidth or spur range goes up to 20 MHz then keep adjacent frequencies at least 20 MHz apart.
- 2. Frequency values that are integer multiples of one another should be grouped together. Noting that 983.04 MHz = 2 x 491.52 MHz = 4 x 245.76 MHz = 8 x 122.88 MHz, it is okay to place each of these frequency values next to one another.
- 3. Unused outputs can also be placed to separate clock outputs that might otherwise show crosstalk.
- 4. If some outputs have tighter spur requirements while others are relatively loose, rearrange the clock outputs so that the critical outputs are the least susceptible to crosstalk.
- 5. Because CMOS outputs have large pk-pk swings, are single ended, and do not present a balanced load to the VDDO supplies, CMOS outputs generate much more crosstalk than differential outputs. For this reason, CMOS outputs should be avoided whenever possible. When CMOS is unavoidable, even greater care must be taken with respect to the above guidelines. For more information on these issues, see AN862 "Optimizing Si534x Jitter Performance in Next Generation Internet Infrastructure Systems."

4.2.1 Optimizing Output Phase Noise for Si5381/82

To obtain the best phase noise performance for RF and other demanding applications, it is important to configure the Si5381/82 devices optimally. Using DSPLL B with integer dividers for P, M, and N will provide the highest level of performance. This DSPLL is optimized to support LTE, JESD204B and other integer-ratio derived frequencies. DSPLLs A, C, and D are optimized to provide maximum flexibility with fractional N dividers and slightly higher phase noise.

Tips for optimizing phase noise performance, with suggestions listed most important to least important:

- 1. Use DSPLL B over DSPLLs A, C, or D. DSPLL B has the best inherent phase noise, while DSPLLs A, C, and D provide the most flexibility.
- 2. Use an Integer-N output divider. This requires the output frequency to be an even integer divisor from the VCO frequency.
- 3. Use Integer-P input dividers. DSPLL B requires its input dividers to be integer. DSPLLs A, C, and D may use either fractional or integer input dividers.
- 4. Use Integer-M feedback divider. In many cases fractional M performance is indistinguishable from integer performance. However, it is possible that there may be some cases where this measurably increases phase noise.
- 5. Follow the crosstalk guidelines given above in all cases. Where possible, leave an unused output between DSPLL B all-integer outputs and outputs from all other DSPLLs and even other DSPLL B N dividers. ClockBuilder Pro provides a means for manually choosing DSPLLs and DSPLL B N dividers for each output on the "Define Output Frequencies" page. Also, the "Clock Placement Wizard" allows for manual or automatic output placement to reduce the likelihood of crosstalk.

4.3 Output Signal Format

The differential output amplitude is fully programmable and covers a wide variety of signal formats including LVDS, LVPECL, HCSL. For CML applications and other differing amplitude requirements, see [14. Appendix—Custom Differential Amplitude Controls.](#page-232-0) To save power, the HCSL differential format uses a low power format which has an output impedance that is much higher than 100 Ω. In addition to supporting differential signals, any of the outputs can be configured as LVCMOS (3.3, 2.5, or 1.8 V) drivers providing up to 24 single-ended outputs, or any combination of differential and single-ended outputs. Note also that CMOS output can create much more crosstalk than differential outputs so extra care must be taken in their pin placement so that other clocks that need best spur performance are not on nearby pins and most preferably separated by a corner of the Si5381/82. See [AN862: Optimizing Jitter](https://www.skyworksinc.com/-/media/Skyworks/SL/documents/public/application-notes/an862-optimizing-jitter-performance-next-generation.pdf) [Performance in Next Generation Internet Infrastructure Systems.](https://www.skyworksinc.com/-/media/Skyworks/SL/documents/public/application-notes/an862-optimizing-jitter-performance-next-generation.pdf) Note that output frequencies > 1474.56 MHz are restricted to a High Speed Differential format and that only 2.5 V and 3.3 V options are allowed.

Table 4.4. Output Signal Format Registers

4.4 Output Driver Supply Select

The VDDO output driver voltage may be selected separately for each driver. The selected voltage must match the voltage supplied to that VDDO pin in the end system. VDDO pins for unused (unconnected) outputs can be left unconnected, or may be connected to a convenient 1.8 V–3.3 V system supply without increasing power dissipation.

Table 4.5. Output Driver Supply Select

Si5381/82 Rev. E Reference Manual • Output Clocks

4.5 Differential Outputs

4.5.1 Differential Output Terminations

The differential output drivers support both ac and dc-coupled terminations as shown in the following figure.

DC Coupled LVDS

AC Coupled LVDS/LVPECL

DC Coupled LVCMOS

4.5.2 Differential Output Amplitude Controls

The differential amplitude of each output can be controlled with the following registers. See [Table 4.8 Recommended Settings for](#page-46-0) [Differential LVPECL, LVDS, HCSL, and CML on page 47](#page-46-0) for recommended OUTx_AMPL settings for common signal formats. See [14. Appendix—Custom Differential Amplitude Controls](#page-232-0) for register settings for non-standard amplitudes.

Table 4.6. Differential Output Voltage Swing Registers

4.5.3 Differential Output Common Mode Voltage Selection

The common mode voltage (VCM) for differential output Normal and Low-Power modes is selectable depending on the supply voltage provided at the output's VDDO pin and the differential standard. Note that CBPro sets the proper common mode voltage for all differential outputs. See the two following tables for details. See [14. Appendix—Custom Differential Amplitude Controls"](#page-232-0) for recommended OUTx_CM settings when using custom output amplitude.

Table 4.7. Differential Output Common Mode Voltage Selection Registers

4.5.4 Recommended Settings for Differential LVPECL, LVDS, HCSL, and CML

Each differential output has four settings for control:

- 1. Normal or Low-Power Format
- 2. Amplitude (sometimes called Swing)
- 3. Common Mode Voltage
- 4. Stop High or Stop Low (See [4.7.1 Output Driver State When Disabled](#page-51-0) for details.)

The Normal mode setting includes an internal 100 Ω resistor between the OUT and OUTb pins. In Low-Power mode, this resistor is removed, resulting in a higher output impedance. The increased impedance creates larger amplitudes for the same power while reducing edge rates, which may increase jitter or phase noise. In either mode, the differential receiver must be properly terminated to the PCB trace impedance for good system signal integrity.

Amplitude controls are as described in a previous section and also in more detail in [14. Appendix—Custom Differential Amplitude](#page-232-0) [Controls](#page-232-0) ". Common mode voltage selection is also described in more detail in this appendix.

Table 4.8. Recommended Settings for Differential LVPECL, LVDS, HCSL, and CML

Notes:

1. The Sub-LVDS common mode voltage is not compliant with LVDS standards. Therefore, AC coupling the driver to an LVDS receiver is highly recommended in this case.

2. Creates HCSL compatible signals, see HCSL receiver biasing network in [Figure 4.2 Supported Differential Output Terminations](#page-43-0) [on page 44](#page-43-0).

The output differential driver can also produce a wide range of CML compatible output amplitudes. See [14. Appendix—Custom](#page-232-0) [Differential Amplitude Controls](#page-232-0) for additional information.

Si5381/82 Rev. E Reference Manual • Output Clocks

4.6 LVCMOS Outputs

4.6.1 LVCMOS Output Terminations

LVCMOS outputs are dc-coupled as shown in the following figure.

DC Coupled LVCMOS

Figure 4.3. LVCMOS Output Terminations

4.6.2 LVCMOS Output Impedance and Drive Strength Selection

Each LVCMOS driver has a configurable output impedance to accommodate different trace impedances and drive strengths. A series source termination resistor (Rs) is recommended close to the output to match the selected output impedance to the trace impedance (i.e. Rs = Trace Impedance – Zs). There are multiple programmable output impedance selections for each VDDO option as shown in the following table. Generally, the lowest impedance for a given supply voltage is preferable, since it will give the fastest edge rates.

Table 4.9. LVCMOS Output Impedance and Drive Strength Selections

Table 4.10. LVCMOS Drive Strength Registers

4.6.3 LVCMOS Output Signal Swing

The signal swing (V_{OL}/V_{OH}) of the LVCMOS output drivers is set by the voltage on the VDDO pins. Each output driver has its own VDDO pin allowing a unique output voltage swing for each of the LVCMOS drivers. Each output driver automatically detects the voltage on the VDDO pin to properly determine the correct output voltage.

4.6.4 LVCMOS Output Polarity

When a driver is configured as an LVCMOS output it generates a clock signal on both pins (OUT and OUTb). By default the clock on the OUTb pin is generated with the same polarity (in phase) with the clock on the OUT pin. The polarity of these clocks is configurable enabling complimentary clock generation and/or inverted polarity with respect to other output drivers. Note that these settings have no effect on the differential-mode output driver.

Table 4.11. LVCMOS Output Polarity Registers

Table 4.12. LVCMOS Output Polarity of OUT and OUTb Pins

4.7 Output Enable/Disable

Each output driver may be individually placed in one of three operating states:

- "Enabled" state is the normal state for output clock operation. The output clock is toggling and the differential common mode voltage will be generated, if selected by the output format.
- "Disabled" state gates off clock operation and places the output into a static, user-selectable, logic state. Differential output common mode voltage is maintained, if selected by the output format, allowing a quick transition back to Enabled state operation with minimal common mode disruption.
- "Powerdown" state removes power from the output driver and leaves the output pins high-impedance. In this state, regardless of output format, the output common mode voltage is not generated and the output pin voltages are not well defined. Powerdown is recommended for unused outputs as well as startup or long-term power reduction, where differential common voltage generation restart will not introduce issues in the system. For lowest noise during operation, unused LVCMOS output pins should be AC terminated to ground with 50 Ω. See [10.1 Power Management Features](#page-77-0) for more information on powerdown.

The OEb pin provides a convenient method of enabling or disabling all of the output drivers at the same time. Holding the OEb pin low enables all of the outputs, while driving it high disables all outputs. In addition to pin control, flexible register controls described in the following sections allow further customization for each application. Note that any one disable control can disable the corresponding output(s) even if all other sources controls are enabled. See the sections below, especially [4.7.5 Output Driver Disable Source](#page-53-0) [Summary](#page-53-0) , for more information on manual and automatic disable controls.

Table 4.13. Output Enable/Disable Manual Control Registers

4.7.1 Output Driver State When Disabled

The disabled state of an output driver is configurable as: disable logic low or disable logic high. Note that the OUTx_DIS_STATE settings apply to Differential and LVPECL output formats.

Table 4.14. Output Driver Disable State Registers

4.7.2 Synchronous Output Enable/Disable Feature

Each of the output drivers has individually selectable synchronous or asynchronous enable/disable behavior. Output drivers with Synchronous enable/disable will wait until a clock period has completed before changing the enable state. This prevents unwanted shortened "runt" pulses from occurring. Output drivers with Asynchronous enable/disable will change the enable state immediately, without waiting for the entire clock period to complete. This selection affects both manual as well as automatic output enables and disables.

Table 4.15. Synchronous Enable/Disable Control Registers

4.7.3 Automatic Output Disable During LOL

By default, a DSPLL that is out of lock will generate an output clock. There is an option to disable the outputs when the DSPLL is out of lock (LOL). This option can be useful to force a downstream PLL into Holdover.

4.7.4 Automatic Output Disable During LOSXAXB

The XAXB reference clock provides a critical function for the operation of the DSPLLs. In the event of a failure the device will assert an LOSXAXB fault. By default all outputs will be disabled during assertion of the LOSXAXB fault.

Table 4.16. Output Automatic Disable on LOL and LOSXAXB Registers

4.7.5 Output Driver Disable Source Summary

There are a number of conditions that may cause the outputs to be automatically disabled. The user may mask out unnecessary disable sources to match system requirements. Any one of the unmasked sources may cause the output(s) to be disabled; this is more powerful, but similar in concept, to common "wired-OR" configurations. The table below summarizes the output disable sources with additional information for each source.

4.8 Static Output Skew Control (Δt1 – Δt4)

The Si5381 and Si5382 provide output skew delay adjustment on outputs derived from DSPLL B. Note that this function is not available for outputs derived from DSPLLs A/C/D. The Si5381 provides two independently adjustable delays on output N1 and N4 dividers. The Si5382 provides four independently adjustable delays on output N1, N2, N3, and N4 dividers.

By default all output clocks from DSPLL B are time-aligned. Each DSPLL B output N divider has an independently adjustable delay path (Δt1-Δt4) associated with it. Each of these dividers is available for applications that require deterministic output delay configuration. This is useful for PCB trace length mismatch compensation or for applications that require quadrature clock generation. Delay adjustments are bidirectional over ± 8.6 ns and are programmed through registers. Fractional dividers allow a step size of 1 / F_{VCO} / 256. Integer dividers provide a step size of 1 / F_{VCO} . An example of using the Si5382 to generate two frequencies with unique configurable path delays of Δt2 and Δt3 is shown in the figure below.

Figure 4.4. Example of Independently-Configurable Path Delays

A Soft Reset of the device, SOFT RST (0x001C[0] = 1), is required to latch in the new delay value(s). All delay values are restored to their NVM values after POR, RSTb, or HARD_RST. Delay default values can be written to NVM, allowing a custom delay offset configuration at power-up or after a Hard Reset. Two sets of registers control the static output to output skew: Nx_DELAY and Nx IODELAY x. CBPro controls the setting of these registers based upon customer inputs. See the table below for the details of these registers.

Table 4.18. Static Output Skew Control Registers

4.9 Dynamic Output Skew Control

The input to output skew can be adjusted dynamically. This involves changing the output phase of the N divider; so the phase for all outputs that are driven by a given Nx will change together.The dynamic phase adjust can be initiated at any time under register control. A reset or power cycle will cause all previous effects of the phase step and count to be removed.

Table 4.19. Dynamic Output Skew Control Registers

5. Zero Delay Mode for DSPLL B

Zero Delay Mode (ZDM) is available for DSPLL B and provides consistent minimum fixed delay between the selected input and outputs. Note that ZDM is not available for output clocks derived from DSPLL's A/C/D. ZDM is configured by opening the internal DSPLL feedback loop through software configuration and then closing the loop externally as shown in the figure below. This helps to cancel out internal delay introduced by the dividers, the crosspoint, the input, and the output drivers. The OUT9A output and FB_IN input should be used for the external feedback connection in the Si5381/82 to minimize the overall distance and delay. In this case the pairs of pins are adjacent and polarized in such a way that no PCB vias are required to make this connection. The FB_IN input pins must be terminated and ac-coupled as shown below when Zero Delay Mode is used. A differential external feedback path connection is necessary for best performance. ClockBuilder Pro will issue a warning if this condition occurs.

When the DSPLL is set for Zero-Delay Mode (ZDM), a hard reset request from either the RSTb pin or RST_REG register bit will have a delay up to 980 ms before executing. Any subsequent register writes to the device should be made after this time expires or they will be overwritten with the NVM values. A wait of 1000 ms is sufficient. Contact Skyworks technical support for special register writes that can greatly reduce this wait time.

To enable Zero Delay Mode (ZDM), set ZDM_EN = 1. In ZDM, the input clock source is selected manually by using either the ZDM_IN_SEL register bits or the IN_SEL1 and IN_SEL0 device input pins. IN_SEL_REGCTRL determines the choice of register or pin control to select the desired input clock. When register control is selected in ZDM, the ZDN_IN_SEL control bits determine the input to be used and the non-ZDM IN_SEL bits will be ignored. Note that in ZDM, the DSPLL will not use Hitless switching on the input clocks.

Table 5.1. Zero Delay Mode Registers

Note: When ZDM_EN = 1 and IN_SEL_REG_CTRL = 1, the IN_SEL pins and register bits have no effect.

6. Serial Interface

Configuration and operation of the Si5381/82 is controlled by reading and writing registers using the I²C or SPI interface. The I²C_SEL pin selects I²C or SPI operation. The Si5381/82 supports communication with a 3.3 V or 1.8 V host by setting the IO_VDD_SEL (0x0943[0]) configuration bit. The SPI interface supports both 4-wire or 3-wire modes by setting the SPI_3WIRE (0x002B[3]) configuration bit. See the figure below for supported modes of operation and settings. All digital I/O pins are 3.3 V-tolerant, even when operating at 1.8 V. Additionally, the pins with internal pull-ups, I2C SEL and A0/CSb are pulled-up to 3.3 V through a high impedance pull-up, regardless of IO_VDD_SEL setting.

Serial Interface	I^2C	SPI 4-Wire	SPI 3-Wire		
Configuration	I2C SEL pin = High	I2C SEL pin = Low SPI $3WIRE = 0$	I2C SEL pin = Low SPI 3WIRE = 1		
	IO VDD $SEL = 0$	IO VDD $SEL = 0$	IO VDD $SEL = 0$		
$Host = 1.8V$	1.8V 3.3V 1.8V 1.8V VDD VDDA 1 ² C HOST SDA SDA SCLK SCLK Si5381/82	3.3V 1.8V 1.8V VDD VDDA CSb CSb SPI HOST SDO SDIO SDI SDO SCLK SCLK Si5381/82	3.3V 1.8V 1.8V VDD VDDA CSb CSb SPI HOST SDIO SDIO SCLK SCLK Si5381/82		
	IO VDD $SEL = 1$	IO VDD $SEL = 1$	IO VDD $SEL = 1$		
$Host = 3.3V$	3.3V 3.3V 1.8V 3.3V VDDA VDD 1 ² C HOST SDA SDA SCLK SCLK Si5381/82	3.3V 1.8V 3.3V VDD VDDA CSb CSb SPI HOST SDO SDIO SDI SDO SCLK SCLK Si5381/82	3.3V 1.8V 3.3V VDD VDDA CSb CSb SPI HOST SDIO SDIO SCLK SCLK Si5381/82		

Figure 6.1. I2C/SPI Device Connectivity Configurations

In some cases it is not known prior to the design, what the serial interface type and I/O voltage will be. Setting the device to 1.8 V (IO_VDD_SEL = 0) digital I/O in the NVM allows the host to reliably write the device, regardless of its operating voltage. Once the serial interface type has been chosen using the I^2C SEL pin, the device may be written successfully regardless of the host interface type. This is true for both 3-wire and 4-wire SPI modes as well as I²C. The SPI serial data is written to the same SDA/SDIO input pin in all cases. At this point, the device can be configured to adjust IO_VDD_SEL for optimum 3.3 V operation and to select SPI_3WIRE between 3-/4-wire SPI modes. These mode changes are made immediately and no delays or wait times are needed for subsequent serial interface operations, including read operations.

Note that the registers are organized into multiple pages to allow a larger register set, given the limitations of the I²C/SPI interface standards. First, the correct page must be selected with the initial write. Then the register location within that page can be read/written. See [AN926: Reading and Writing Registers with SPI and I](https://www.skyworksinc.com/-/media/Skyworks/SL/documents/public/application-notes/an926-reading-writing-registers-spi-i2c.pdf)²C for more information on register paging.

If neither serial interface is used, the SDA/SDIO, A1/SDO, and SCLK pins must be pulled either high or low externally since they are not pulled internally. I²C_SEL and A0/CSb have internal pull-ups and may be left unconnected in this case. Note that the Si5381/82 is not l^2C failsafe upon loss of power. Applications that require failsafe operation should isolate the device from a shared l^2C bus.

The following table lists register settings of interest for the $1²C/SPI$ serial interface operation.

Table 6.1. I2C/SPI Configuration Registers

6.1 I2C Interface

When in I²C mode, the serial interface operates in slave mode with 7-bit addressing and operates in either Standard-Mode (100 kbps) or Fast-Mode (400 kbps) while supporting burst data transfer with auto address increments. The I²C bus consists of a bidirectional serial data line (SDA) and a serial clock input (SCL) as shown in the figure below. Both the SDA and SCL pins must be connected to a supply via an external pull-up (4.7 kΩ) as recommended by the I2C specification. Two address select pins, A1 and A0, are provided, allowing up to four Si5381 devices to communicate on the same bus. This also allows four choices in the $I²C$ address for systems that may have other overlapping addresses for other I²C devices.

The 7-bit ${}^{12}C$ slave device address of the Si5381/82 consists of a 5-bit fixed address plus two bit determined by the voltages on the A1 and A0 input pins, as shown in the figure below.

		5432		
Slave Address 1110110410				

Figure 6.3. 7-bit I2C Slave Address Bit-Configuration

The I²C bus supports SDA timeout for compatibility with SMB Bus interfaces. The error indicator and flag are listed in the registers listed in the table below. See [3.3 Fault Monitoring](#page-28-0) for more information.

Data is transferred MSB first in 8-bit words as specified by the I²C specification. A write command consists of a 7-bit device (slave) address + a write bit, an 8-bit register address, and 8 bits of data as shown in the figure below. A write burst operation is also shown where subsequent data words are written using to an auto-incremented address.

Write Operation – Single Byte

Write Operation - Burst (Auto Address Increment)

Slv Addr $[6:0]$ S	0	A	Reg Addr [7:0]	A	Data [7:0]	A	Data [7:0]	A	P.
							Reg Addr +1		
Host \leftarrow Si5381/82 Host \rightarrow Si5381/82			$1 -$ Read $0 - Write$		A – Acknowledge (SDA LOW) N – Not Acknowledge (SDA HIGH) S-START condition P – STOP condition				

Figure 6.4. I2C Write Operation

A read operation is performed in two stages. A data write is used to set the register address, then a data read is performed to retrieve the data from the set address. A read burst operation is also supported. This is shown in the following figure.

Read Operation – Single Byte

			A		
Slv Addr $[6:0]$ 1		A Data $[7:0]$			

Read Operation - Burst (Auto Address Increment)

6.2 SPI Interface

When in SPI mode, the serial interface operates in 4-wire or 3-wire depending on the state of the SPI_3WIRE configuration bit, 0x000B[3]. The 4-wire interface consists of a clock input (SCLK), a chip select input (CSb), serial data input (SDI), and serial data output (SDO). The 3-wire interface combines the SDI and SDO signals into a single bidirectional data pin (SDIO). Note that the SCLK is not required to be active when CSb is high despite the SCLK shown as being active in the following timing diagram. Both 4-wire and 3-wire interface connections are shown in the following figure.

Figure 6.6. SPI Interface Connections

Note:

 $1. X =$ don't care (1 or 0)

- 2. The Burst Write Command is terminated by de-asserting CSb (CSb = high)
- 3. There is no limit to the number of data bytes that follow the Burst Write Command, but the address will wrap around to zero in the byte after address 255 is written.

Writing or reading data consist of sending a "Set Address" command followed by a "Write Data" or "Read Data" command. The 'Write Data + Address Increment' or "Read Data + Address Increment" commands are available for cases where multiple byte operations in sequential address locations is necessary. The "Burst Write Data" instruction provides a compact command format for writing data since it uses a single instruction to define starting address and subsequent data bytes. The first figure below shows an example of writing three bytes of data using the write commands. This demonstrates that the "Write Burst Data" command is the most efficient method for writing data to sequential address locations. [Figure 6.8 Example of Reading Three Data Bytes Using the SPI Read Commands on page](#page-65-0) [66](#page-65-0) provides a similar comparison for reading data with the read commands. Note that there is no burst read, only read increment.

'Set Address' and 'Write Data'

'Set Address' and 'Write Data + Address Increment'

'Burst Write Data'

Figure 6.7. Example Writing Three Data Bytes Using the SPI Write Commands

'Set Address' and 'Read Data'

'Set Addr'	Addr [7:0]	'Read Data'	Data [7:0]
'Set Addr'	Addr [7:0]	'Read Data'	Data [7:0]
'Set Addr'	Addr [7:0]	'Read Data'	Data [7:0]

'Set Address' and 'Read Data + Address Increment'

'Set Addr'	Addr [7:0]	'Read Data + Addr Inc'	Data [7:0]
	'Read Data + Addr Inc'	Data [7:0]	
	'Read Data + Addr Inc'	Data [7:0]	
	Host \rightarrow Si5381/82	Host <- Si5381/82	

Figure 6.8. Example of Reading Three Data Bytes Using the SPI Read Commands

The timing diagrams for the SPI commands are shown in the following figures.

Figure 6.9. SPI "Set Address" Command Timing

Figure 6.10. SPI "Write Data" and "Write Data + Address Increment" Instruction Timing

Figure 6.11. SPI "Read Data" and "Read Data + Address Increment" Instruction Timing

7. Field Programming

To simplify design and software development of systems using the Si5381/82, a field programmer is available. The ClockBuilder Pro Field Programmer supports both "in-system" programming for devices already mounted on a PCB, as well as "in-socket" programming of Si5381/82 sample devices. Refer to [https://www.skyworksinc.com/en/products/timing/evaluation-kits/general/clockbuilder-pro-field](https://www.skyworksinc.com/en/products/timing/evaluation-kits/general/clockbuilder-pro-field-programmer)[programmer](https://www.skyworksinc.com/en/products/timing/evaluation-kits/general/clockbuilder-pro-field-programmer) for information about this kit.

Si5381/82 Rev. E Reference Manual • XAXB External References

8. XAXB External References

8.1 Performance of External References

An external 54 MHz crystal oscillator (XO) is required to set the reference for the Si5381/82 wireless jitter attenuator.

Place the XO as close to the XA/XB pins as possible. Also take special care that other signals are extremely well isolated from the XA/XB input pins. Because the R1 and R2 resistance in combination with the XA input capacitance forms a low pass filter, the capacitor C1 is required to compensate for this and give a faster slew rate of the clock at XA. For the LVCMOS XO connection, place the capacitor that AC grounds the XB input as close to the XB pin as possible but not physically parallel to the capacitor that connects to the XA pin.

Si5381/82 Rev. E Reference Manual • XO and Device Circuit Layout Recommendations

9. XO and Device Circuit Layout Recommendations

The main layout issues that should be carefully considered for optimum phase noise include the following:

- Number and size of the ground/thermal vias for the Epad (see [10.4 Grounding Vias\)](#page-78-0)
- Output clock trace routing
- Input clock trace routing
- Control and Status signals to input or output clock trace coupling

Si5381A-E-EVB and Si5382A-E-EVB schematics, layouts, and component BOM files are available at: [https://www.skyworksinc.com/en/](https://www.skyworksinc.com/en/products/timing/evaluation-kits/jitter-attenuator/si5381-evaluation-kit) [products/timing/evaluation-kits/jitter-attenuator/si5381-evaluation-kit](https://www.skyworksinc.com/en/products/timing/evaluation-kits/jitter-attenuator/si5381-evaluation-kit) and [https://www.skyworksinc.com/en/products/timing/evaluation](https://www.skyworksinc.com/en/products/timing/evaluation-kits/jitter-attenuator/si5382-evaluation-kit)[kits/jitter-attenuator/si5382-evaluation-kit.](https://www.skyworksinc.com/en/products/timing/evaluation-kits/jitter-attenuator/si5382-evaluation-kit)
Si5381/82 Rev. E Reference Manual • XO and Device Circuit Layout Recommendations

9.1 Si5381/82 64-Pin QFN with External XO Layout Recommendations

This section details the recommended guidelines for the layout of the 64-pin QFN Si5381/82 with external XO using the 8-layer Si5381A-E-EB PCB. The following are the descriptions of each of the eight layers.

- Layer 1: device layer, with low speed CMOS control/status signals, ground flooded
- Layer 2: input clocks, ground flooded
- Layer 3: ground plane
- Layer 4: power distribution, ground flooded
- Layer 5: power routing layer
- Layer 6: ground input clocks, ground flooded
- Layer 7: output clocks layer
- Layer 8: ground layer

External XO: The figure below shows the top layer layout of the Si5381/82 device mounted on the PCB. The XO is outlined with the white box around it. The top layer is flooded with ground. Both the XA and XB pins are capacitively coupled, with XB ac connected to XO ground for single-ended output XO's. Notice the 5x5 array of thermal vias in the center of the device. See for more information on thermal/ground via layout.

Figure 9.1. External XO: Si5381/82 Device and XO Layout Recommendations, Top Layer (Layer 1)

External XO: The following figure shows the layer that implements the ground shield underneath the XO. This layer also has the clock input pins. The clock input pins go to layer 2 using vias to avoid crosstalk. As soon as the clock inputs are on layer 2, they have a ground shield above, below, and on the sides for maximum protection.

Figure 9.2. External XO: Input Clocks and Ground Fill, Below the Top Layer (Layer 2)

External XO: The figure below shows one of the ground planes. [Figure 9.4 External XO: Internal Power Plane \(Layer 4\) on page 75](#page-74-0) is a power plane and shows the clock output power supply traces.

Figure 9.3. External XO: Internal Ground Plane (Layer 3)

Figure 9.4. External XO: Internal Power Plane (Layer 4)

External XO: The figure below shows layer 5, which is the power plane routed to the clock output power pins.

Figure 9.5. External XO: Internal Power Plane (Layer 5)

External XO: The figure below shows layer 6, another ground plane similar to layer 3.

Figure 9.6. External XO: Internal Ground Plane (Layer 6)

External XO: The figure below shows the output clocks. Similar to the input clocks, the output clocks have vias that immediately go to a buried layer with a ground plane above them and a ground flooded bottom layer. There is ground flooding between the clock output pairs to reduce crosstalk. There should be a line of vias through the ground flood on either side of the output clocks to ensure that the ground flood immediately next to the differential pairs has a low inductance path to the ground plane on layers 3 and 6.

Figure 9.7. External XO: Output Clocks (Layer 7)

External XO: The bottom layer shown in the figure below displays the location of the decoupling capacitors close to the device.

Figure 9.8. External XO: Bottom Layer Ground Flooded (Layer 8)

10. Power Management

10.1 Power Management Features

A number of unused functions can be powered down to minimize power consumption. The registers listed in the table below are used for powering down different features of the device.

Table 10.1. Powerdown Registers

10.2 Power Supply Recommendations

Power supply filtering is generally important for optimal timing performance. The Si5381/82 devices have multiple stages of on-chip regulation to minimize the impact of board level noise on clock jitter. Following conventional power supply filtering and layout techniques will minimize signal degradation from power supply noise.

It is recommended to use a 0402-size 1 μF ceramic capacitor on each power supply pin for optimal performance. If the supply voltage is extremely noisy, it might require a ferrite bead in series between the voltage supply voltage and the device power supply pin.

10.3 Power Supply Sequencing

Four classes of supply voltages exist on the Si5381/82:

- 1. VDD=1.8V (Core digital supply)
- 2. VDDA=3.3V (Analog supply)
- 3. VDDO=1.8/2.5/3.3V (Output Clock supplies)

There is no general requirement for power supply sequencing on this device unless the output clocks are required to be phase aligned with each other. In this case, the VDDO of each clock which needs to be aligned must be powered up before VDD and VDDA.

If output-to-output alignment is required for applications where it is not possible to properly sequence the power supplies, then the output clocks can be aligned by asserting Hard Reset 0x001E[1] register bits or driving the RSTb pin. Note that using a Hard Reset will reload the register with the contents of the NVM and any unsaved register changes will be lost.

One may observe that when powering up the VDD = 1.8V rail first, that the VDDA = 3.3V rail will initially follow the 1.8V rail. Likewise, if the VDDA rail is powered down first then it will not drop far below VDD until VDD itself is powered down. This is due to the pad I/O circuits which have large MOSFET switches to select the local supply from either the VDD or VDDA rails. These devices are relatively large and yield a parasitic diode between VDD and VDDA. Please allow for both VDD and VDDA to power-up and power-down before measuring their respective voltages.

10.4 Grounding Vias

The "Epad" on the bottom of the device functions as both the sole electrical ground and as the primary heat transfer path. Hence it is important to minimize the inductance and maximize the heat transfer from this pad to the internal ground plane of the PCB. Use no fewer than 25 vias from the center pad to a ground plane under the device. In general, more vias will perform better. Having the ground plane near the top layer will also help to minimize the via inductance from the device to ground and maximize the heat transfer away from the device.

Si5381/82 Rev. E Reference Manual • Base vs. Factory Preprogrammed Devices

11. Base vs. Factory Preprogrammed Devices

The Si5381/82 devices can be ordered as "base" or "factory-preprogrammed" (also known as "custom OPN") versions.

11.1 "Base" Devices (a.k.a. "Blank" Devices)

- Example "base" orderable part numbers (OPNs) are of the form "Si5381A-E-GM."
- Base devices are available for applications where volatile reads and writes are used to program and configure the device for a particular application.
- Base devices do not power up in a usable state (all output clocks are disabled).
- Base devices are, however, configured by default to use a 1.8 V compatible I/O voltage setting for the host I2C/SPI interface and external 54 MHz XO as the reference clock by default.
- Additional programming of a base device is mandatory to achieve a usable configuration.
- See the on-line lookup utility at <https://www.skyworksinc.com/en/Application-Pages/Timing-Lookup-Customize> to access the default configuration plan and register settings for any base OPN.

11.2 "Factory Preprogrammed" (Custom OPN) Devices

- Factory preprogammed devices use a "custom OPN", such as Si5382A-Exxxxx-GM, where "xxxxx" is a sequence of characters assigned by Skyworks for each customer-specific configuration. These characters are referred to as the "OPN ID". Customers must initiate custom OPN creation using the ClockBuilder Pro software.
- Many customers prefer to order devices which are factory preprogrammed for a particular application that includes specifying the clock input frequencies, the clock output frequencies, as well as the other options, such as automatic clock selection, loop BW, etc. The ClockBuilder software is required to select among all of these options and to produce a project file which Skyworks uses to preprogram all devices with custom orderable part number ("custom OPN").
- Custom OPN devices contain all of the initialization information in their non-volatile memory (NVM) so that it powers up fully configured and ready to go.
- Because preprogrammed device applications are inherently quite different from one another, the default power up values of the register settings can be determined using the custom OPN utility at: [https://www.skyworksinc.com/en/Application-Pages/Timing-](https://www.skyworksinc.com/en/Application-Pages/Timing-Lookup-Customize)[Lookup-Customize](https://www.skyworksinc.com/en/Application-Pages/Timing-Lookup-Customize)
- Custom OPN devices include a device top mark which includes the unique OPN ID. Refer to the device data sheet's Ordering Guide and Top Mark sections for more details.

Both "base" and "factory preprogrammed" devices can have their operating configurations changed at any time using volatile reads and writes to the registers. Both types of devices can also have their current register configuration written to the NVM by executing an NVM bank burn sequence (see [2.1.2 NVM Programming](#page-14-0)).

11.3 Part Numbering Summary

Part numbers are of the form:

Si<Part Num Type><Grade>-<Device Revision><OPN ID>-<Temp Grade><Package ID>

For example:

- **Si5381A-E12346-GM:** Applies to a factory preprogrammed OPN (Ordering Part Number) device. These devices are programmed at the factory with the frequency plan and all other operating characteristics defined by the user's ClockBuilder Pro project file.
- **Si5382A-E-GM:** Applies to a "base" device. Base devices are factory programmed to a specific base part type (e.g., Si5381/82) but **exclude** any user-defined frequency plan or other operating characteristics which would be selected in ClockBuilder Pro.

12. Si5381 Register Map

12.1 Page 0 Registers

Table 12.1. Register 0x0000 Die Rev

Table 12.2. Register 0x0001 Page

This is the "Page Register" which is located at address 0x01 on every page. When read, it will indicate the current page. When written, it will change the page to the value entered. There is a page register at address 0x0001, 0x0101, 0x0201, 0x0301, See application note, ["AN926: Reading and Writing Registers with SPI and I2C for Si534x/8x Devices"](https://www.skyworksinc.com/-/media/Skyworks/SL/documents/public/application-notes/an926-reading-writing-registers-spi-i2c.pdf).

Table 12.3. Register 0x0002-0x0003 Base Part Number

See [11.3 Part Numbering Summary](#page-79-0) for more information on part numbers.

Table 12.4. Register 0x0004 Device Grade

See [11.3 Part Numbering Summary](#page-79-0) for more information on part numbers. Refer to the device data sheet Ordering Guide section for more information about device grades.

Table 12.5. Register 0x0005 Device Revision

See [11.3 Part Numbering Summary](#page-79-0) for more information on part numbers. Refer to the device data sheet Ordering Guide section for more information about device grades.

Table 12.6. Register 0x0009 Temperature Grade

See [11.3 Part Numbering Summary](#page-79-0) for more information on part numbers.

Table 12.7. Register 0x000A Package ID

See [11.3 Part Numbering Summary](#page-79-0) for more information on part numbers.

Table 12.8. Register 0x000B I2C Address

Note that the two least significant bits, [1:0], are determined by the voltages on the A1 and A0 input pins respectively. This setting is not saved as part of the usual NVM write procedure. To update this register in a non-volatile way, the "Si534x8x I2C Address Burn Tool" allows updating this value one time. This utility is included in the ClockBuilder Pro installation and can be accessed under the "Misc" folder in the installation directory.

Table 12.9. Register 0x000C Device Status

See [3.3 Fault Monitoring](#page-28-0) for more information.

Table 12.10. Register 0x000D Out-of-Frequency (OOF) and Loss-of Signal (LOS) Status

See [3.3 Fault Monitoring](#page-28-0) for more information.

- IN0: LOS 0x000D[0], OOF 0x000D[4]
- IN1: LOS 0x000D[1], OOF 0x000D[5]
- IN2: LOS 0x000D[2], OOF 0x000D[6]
- IN3: LOS 0x000D[3], OOF 0x000D[7]

Table 12.11. Register 0x000E Holdover (HOLD) and Loss-of-Lock (LOL) Status

See [3.3 Fault Monitoring](#page-28-0) for more information.

Table 12.12. Register 0x000F DSPLL Calibration Status

See [3.3 Fault Monitoring](#page-28-0) for more information.

Table 12.13. Register 0x0011 Device Status Flags

These are sticky flag bits corresponding to the bits in register 0x000C. They are cleared by writing 0 to the bit that has been set. The corresponding 0x000C register bit must be 0 to clear this sticky flag bit. See [3.3 Fault Monitoring](#page-28-0) for more information.

Table 12.14. Register 0x0012 OOF and LOS Status Flags

These are sticky flag bits corresponding to the bits in register 0x000D. They are cleared by writing 0 to the bit that has been set. The corresponding 0x000D register bit must be 0 to clear this sticky flag bit. See [3.3 Fault Monitoring](#page-28-0) for more information.

- IN0: LOS_FLG 0x0012[0], OOF_FLG 0x0012[4]
- IN1: LOS_FLG 0x0012[1], OOF_FLG 0x0012[5]
- IN2: LOS_FLG 0x0012[2], OOF_FLG 0x0012[6]
- IN3: LOS_FLG 0x0012[3], OOF_FLG 0x0012[7]

Table 12.15. Register 0x0013 HOLD and LOL Status Flags

These are sticky flag bits corresponding to the bits in register 0x000E. They are cleared by writing 0 to the bit that has been set. The corresponding 0x000E register bit must be 0 to clear this sticky flag bit. See [3.3 Fault Monitoring](#page-28-0) for more information.

Table 12.16. Register 0x0014 DSPLL Calibration Status Flag

These are sticky flag bits corresponding to the bits in register 0x000F. They are cleared by writing 0 to the bit that has been set. The corresponding 0x000F register bit must be 0 to clear this sticky flag bit. See [3.3 Fault Monitoring](#page-28-0) for more information.

Table 12.17. Register 0x0017 Device Status Interrupt Masks

These are interrupt mask bits corresponding to the bits in register 0x0011. See [3.3.6 INTRb Interrupt Configuration](#page-36-0) for more information.

Table 12.18. Register 0x0018 OOF and LOS Interrupt Masks

These are interrupt mask bits corresponding to the bits in register 0x0012. See [3.3.6 INTRb Interrupt Configuration](#page-36-0) for more information.

• IN0: LOS_INTR_MSK 0x0018[0], OOF_INTR_MSK 0x0018[4]

- IN1: LOS_INTR_MSK 0x0018[1], OOF_INTR_MSK 0x0018[5]
- IN2: LOS_INTR_MSK 0x0018[2], OOF_INTR_MSK 0x0018[6]
- IN3: LOS_INTR_MSK 0x0018[3], OOF_INTR_MSK 0x0018[7]

Table 12.19. Register 0x0019 HOLD and LOL Interrupt Masks

These are interrupt mask bits corresponding to the bits in register 0x0013. See [3.3.6 INTRb Interrupt Configuration](#page-36-0) for more information.

Table 12.20. Register 0x001A PLL In Calibration Interrupt Mask

These are interrupt mask bits corresponding to the bits in register 0x0014. See [3.3.6 INTRb Interrupt Configuration](#page-36-0) for more information.

Table 12.21. Register 0x001C Soft Reset and Calibration

Soft Reset restarts the device using the existing register values without loading from NVM. Soft Reset also updates registers requiring a separate update strobe, including the DSPLL bandwidth registers as well as the P, M, N, and R dividers. Unlike SOFT RST ALL, the SOFT_RST_PLLx bits do not update the loop BW values. If these have changed, the update can be done by writing to BW_UPDATE_PLLA, BW_UPDATE_PLLB, BW_UPDATE_PLLC, and BW_UPDATE_PLLD at addresses 0x0414, 0x0514, 0x0614, and $0x0\overline{7}15.$

Table 12.22. Register 0x001D FINC, FDEC DCO Controls for DSPLLs A/C/D

Table 12.23. Register 0x001E Sync, Power Down and Hard Reset

Table 12.24. Register 0x0020 DSPLL_SEL[1:0] Control of FINC/FDEC for DCO

Table 12.25. Register 0x0022 Output Enable Group Controls

By default ClockBuilder Pro sets the OEb pin controlling all outputs. OUTALL_DISABLE_LOW (0x0102[0]) must be high (enabled) to allow the OEb pin to enable outputs. Note that the OE_REG_DIS bit (active high) has inverted logic sense from the OEb pin (active low). See [4.7.5 Output Driver Disable Source Summary](#page-53-0) for more information.

Table 12.26. Register 0x002B SPI 3 vs 4 Wire

This bit is ignored for I2C bus operation, when I2C_SEL is high. The SPI_3WIRE setting may be updated by either 3-wire or 4-wire writes, since the same 3 pins are used in either mode. When changing this setting the serial interface will be ready to read registers on the next command. 4-wire mode (0x002B=0x0) is the safe default choice to avoid possible contention on the bi-directional 3-wire data pin.

Table 12.27. Register 0x002C LOS Enables

- IN0: LOS_EN[0]
- IN1: LOS_EN[1]
- IN2: LOS_EN[2]
- IN3: LOS_EN[3]

When a valid input clock is not present on the input, LOS will be asserted. When the clock returns, it must remain valid for this period of time before that clock is considered to be qualified again.

Table 12.29. Register 0x002E-0x002F IN0 LOS Trigger Threshold

ClockBuilder Pro calculates the correct LOS register threshold trigger value, given a particular frequency plan.

Table 12.30. Register 0x0036-0x0037 LOS0 Clear Threshold

ClockBuilder Pro calculates the correct LOS register clear threshold, given a particular frequency plan.

All four input buffers are identical in terms of control. The single set of descriptions for IN0 above also apply to IN1-IN3.

Table 12.31. Output Registers Following the Same Definitions as IN0

Table 12.32. Register 0x003E LOS Min Period Enable

Table 12.33. Register 0x003F OOF Enable

• IN0: OOF_EN[0], FAST_OOF_EN[4]

• IN1: OOF_EN[1], FAST_OOF_EN[5]

• IN2: OOF_EN[2], FAST_OOF_EN[6]

• IN3: OOF_EN[3], FAST_OOF_EN[7]

Table 12.34. Register 0x0040 OOF Reference Select

Table 12.35. Register 0x0041 OOF0 Divider Select

Table 12.36. Register 0x0042 OOF1 Divider Select

Table 12.37. Register 0x0043 OOF2 Divider Select

Table 12.38. Register 0x0044 OOF3 Divider Select

Table 12.39. Register 0x0045 OOFXO Divider Select

Table 12.40. Register 0x0046-0x0049 Precision OOF Set Thresholds

See [3.3.3 Input OOF \(Out-of-Frequency\) Detection](#page-30-0) for more information.

Table 12.41. Register 0x004A-0x004D Precision OOF Clear Thresholds

See [3.3.3 Input OOF \(Out-of-Frequency\) Detection](#page-30-0) for more information.

Table 12.42. Register 0x004E–0x004F OOF Detection Windows

Table 12.43. Register 0x0050 OOF on LOS Controls

Table 12.44. Register 0x0051-0x0054 Fast OOF Set Thresholds

See [3.3.3 Input OOF \(Out-of-Frequency\) Detection](#page-30-0) for more information.

Table 12.45. Register 0x0055-0x0058 Fast OOF Clear Thresholds

See [3.3.3 Input OOF \(Out-of-Frequency\) Detection](#page-30-0) for more information.

Table 12.46. Register 0x0059 Fast OOF Detection Window

Table 12.47. Register 0x005A–0x005D OOF0 Ratio for Reference

Table 12.48. Register 0x005E–0x0061 OOF1 Ratio for Reference

Table 12.49. Register 0x0062–0x0065 OOF2 Ratio for Reference

Table 12.50. Register 0x0066–0x0069 OOF3 Ratio for Reference

Table 12.51. Register 0x0092 Fast LOL Enable

Table 12.52. Register 0x0093-0x0094 Fast LOL Detection Window

Table 12.53. Register 0x0095 Fast LOL Detection Value

Table 12.54. Register 0x0096-0x0097 Fast LOL Set Threshold

Table 12.55. Register 0x0098-0x0099 Fast LOL Clear Threshold

Table 12.56. Register 0x009A LOL Enable

See [3.3.3 Input OOF \(Out-of-Frequency\) Detection](#page-30-0) for more information.

Table 12.57. Register 0x009B-0x009C Slow LOL Detection Value

Table 12.58. Register 0x009D Slow LOL Detection Window

Table 12.59. Register 0x009E LOL Set Threshold

Table 12.60. Register 0x00A0 LOL Clear Threshold

LOL_SET_THR and LOL_CLR_THR Threshold settings:

• $0 = \pm 0.1$ ppm

• $1 = \pm 0.3$ ppm

- $2 = \pm 1$ ppm
- \cdot 3 = \pm 3 ppm
- $4 = \pm 10$ ppm
- $5 = \pm 30$ ppm
- $6 = \pm 100$ ppm
- $7 = \pm 300$ ppm
- $8 = \pm 1000$ ppm
- $9 = \pm 3000$ ppm
- $10 = \pm 10000$ ppm
- 11 15 Reserved

Extends the time after a clock returns or stabilizes before LOL de-asserts.

Table 12.62. Register 0x00A4-0x00B6 LOL Clear Delay

Table 12.63. Register 0x00E2 NVM Active Bank

Table 12.64. Register 0x00E3

See [2.1.2 NVM Programming.](#page-14-0)

Table 12.65. Register 0x00E4

Table 12.66. Register 0x00E5 Fastlock Extend Enable

Table 12.67. Register 0x00E6-0x00E9 FASTLOCK_EXTEND_PLLA

Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.2 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • December 8, 2021 96

Table 12.68. Register 0x00EA-0x00ED FASTLOCK_EXTEND_PLLB

Table 12.69. Register 0x00EE-0x00F1 FASTLOCK_EXTEND_PLLC

Table 12.70. Register 0x00F2-0x00F5 FASTLOCK_EXTEND_PLLD

Table 12.71. Register 0x00FE Device Ready

Read-only byte to indicate when the device is ready to accept serial bus writes. The user can poll this byte starting at power-up. When reads from DEVICE_READY return 0x0F the user can safely read or write to all registers. Generally, this is only needed after POR, Hard Reset, or after initiating an NVM write. This "Device Ready" register is available on every page in the device at the second to the last serial address, 0xFE. For example, there is a device ready register at 0x00FE, 0x01FE, 0x02FE, 0x03FE, etc. Since this register is accessible on every page, you should not write the page register when reading DEVICE_READY.

12.2 Page 1 Registers

Table 12.72. Register 0x0102 Global Output Gating for all Clock Outputs

Table 12.73. Register 0x0103 OUT0A Output Enable and R0A Divider Configuration

Setting R0A_REG=0 will not set the divide value to divide-by-2 automatically. OUT0A_RDIV_FORCE must be also be set to a value of 1 to force R0A to divide-by-2. Note that the R0A_REG value will be ignored while OUT0A_RDIV_FORCE=1. See R0A_REG registers, 0x0247-0x0249, for more information. Note that setting OUTx_DIV2_BYP = 1, the output clock duty cycle will be set by the N output divider value.

Table 12.74. Register 0x0104 OUT0A Output Format and Configuration

Table 12.75. Register 0x0105 Output OUT0A Differential Amplitude and Common Mode

ClockBuilder Pro is used to select the correct settings for this register. See [Table 4.8 Recommended Settings for Differential LVPECL,](#page-46-0) [LVDS, HCSL, and CML on page 47](#page-46-0) and [14. Appendix—Custom Differential Amplitude Controls](#page-232-0) for details of the settings.

Table 12.76. Register 0x0106 Output OUT0A Source Selection and LVCMOS Inversion

The OUTx_MUX_SEL settings should match the corresponding OUTx_DIS_SRC selections. Note that the setting codes for OUTx_DIS_SRC and OUTx_MUX_SEL are different when selecting the same DSPLL and N-divider.

All output drivers are identical in terms of control. The single set of descriptions above for OUT0A also applies to OUT0-OUT9A:

Table 12.77. Register 0x0107 Output Disable Source DSPLL

The CLKx_DIS_SRC settings should match the corresponding OUTx_MUX_SEL selections. Note that the setting codes for OUTx_DIS_SRC and OUTx_MUX_SEL are different when selecting the same DSPLL.

Table 12.78. Output Registers Following the Same Definitions as OUT0A

Table 12.79. Register 0x013F-0x0140 Output Force Enable

Table 12.80. Register 0x0141 Output Disable Mask for LOSXAXB

See [4.7.5 Output Driver Disable Source Summary](#page-53-0) for more information.

Table 12.81. Register 0x0142 Output Disable Mask for LOL

See [4.7.5 Output Driver Disable Source Summary](#page-53-0) for more information.

Table 12.82. Register 0x0145 Output Power Down All

12.3 Page 2 Registers

Table 12.84. Register 0x020E-0x0211 P0 Divider Denominator

The P input divider values are calculated by ClockBuilder Pro for a particular frequency plan and are written into these registers. The new register values for the P divider will not take effect until the appropriate Px_UPDATE strobe is set as described below.

Note: This ratio of (Px_NUM / Px_DEN) MUST also be an integer when used with DSPLL B.

Table 12.85. Registers that Follow the P0_NUM and P0_DEN Above

Table 12.86. Register 0x0230 Px_UPDATE

The Px_UPDATE bit must be asserted to update the internal P divider numerator and denominator values. These update bits are provided in a single register so that all of the P input dividers can be changed at the same time.

Table 12.87. Register P0 Factional Division Enable

Table 12.88. Register P1 Factional Division Enable

Table 12.89. Register P2 Factional Division Enable

Table 12.90. Register P3 Factional Division Enable

Table 12.91. Register 0x0235–0x023A MXAXB Divider Numerator

Changing this register during operation may cause indefinite loss of lock unless the guidelines in Section [2.1.1 Updating Registers](#page-13-0) [During Device Operation](#page-13-0). Operation are followed. Either MXAXB_UPDATE or SOFT_RST must be set to cause these changes to take effect.

Table 12.92. Register 0x023B–0x023E MXAXB Divider Denominator

Changing this register during operation may cause indefinite loss of lock unless the guidelines in Section [2.1.1 Updating Registers](#page-13-0) [During Device Operation](#page-13-0). Operation are followed. Either MXAXB_UPDATE or SOFT_RST must be set to cause these changes to take effect.

Table 12.93. Register 0x023F MXAXB Update

Table 12.94. Register 0x0247-0x0249 R0A Divider

The final output R dividers are even-numbered dividers beginning with divide-by-2. While all other values follow the formula in the bit description above, divide-by-2 requires an extra bit to be set. For divide-by-2, also set OUT0_RDIV_FORCE=1. See the description for register bit 0x0103[2] in this register map.

The R0-R9A dividers follow the same format as the R0A divider description above.

Table 12.95. Registers that Follow the R0A_REG

Table 12.96. Register 0x026B-0x0272 User Design Identifier

Table 12.97. Register 0x0278-0x027C OPN Identifier

See [11.3 Part Numbering Summary](#page-79-0) for more information on part numbers.

Table 12.98. Registers 0x028A - 0x028D OOFx_TRG_THR_EXT Controls

Table 12.99. Registers 0x028E - 0x0291 OOFx_CLR_THR_EXT Controls

Table 12.100. Register 0x0292 OOF Stop on LOS Controls

Table 12.101. Register 0x0293 OOF Clear on LOS Controls

Table 12.102. Register 0x0294-0x0295 Fastlock Extend Scale

Table 12.103. Register 0x0296 Fastlock Delay on Input Switch

Table 12.104. Register 0x0297 Fastlock Delay on Input Switch

Table 12.105. Register 0x0299 Fastlock Delay on LOL Enable

Table 12.106. Register 0x029A–0x029C Fastlock Delay on LOLA

Table 12.107. Register 0x029D–0x029F Fastlock Delay on LOLB

Table 12.108. Register 0x02A0–0x02A2 Fastlock Delay on LOLC

Table 12.109. Register 0x02A3–0x02A5 Fastlock Delay on LOLD

Table 12.110. Register 0x02A6–0x02A8 Fastlock Delay on Input Switch PLLA

Table 12.111. Register 0x02A9–0x02AB Fastlock Delay on Input Switch PLLB

Table 12.112. Register 0x02AC–0x02AE Fastlock Delay on Input Switch PLLC

Table 12.113. Register 0x02AF–0x02B1 Fastlock Delay on Input Switch PLLD

Table 12.114. Register 0x02B7 LOL Delay from LOS

12.4 Page 3 Registers

Table 12.116. Register 0x0308-0x030B N0 Denominator

The N output divider values are calculated by ClockBuilder Pro for a particular frequency plan and are written into these registers. Note that this ratio of Nx_NUM / Nx_DEN should also be an integer for best performance. The N output dividers feed into the final output R dividers through the output crosspoint.

Table 12.117. Register 0x030C N0 Update

Setting this self-clearing bit to 1 latches the new N output divider register values into operation. An individual or device Soft Reset will have the same effect.

Table 12.118. Registers that Follow the N0_NUM and N0_DEN Definitions

Si5381/82 Rev. E Reference Manual • Si5381 Register Map

Table 12.119. Register 0x0338 Global N Divider Update

This bit is provided so that all of the N divider values can be changed at the same time. First, write all of the new values to Nx_NUM and Nx DEN, then set the update bit to 1.

Note: If the intent is to write to the N_UPDATE_ALL to have all Nx dividers update at the same time then make sure only bit 1 N_UPDATE_ALL bit gets set in this register.

Table 12.120. Register 0x0339 DCO FINC/FDEC Control Mask

Table 12.121. Register 0x033B-0x0340 DCO Step Size for DSPLL A

Table 12.122. Register 0x0347-0x034C DCO Step Size for DSPLL C

Table 12.123. Register 0x034D-0x0352 DCO Step Size for DSPLL D

Table 12.124. Register 0x035B-0x035C N1 Delay Control

N1_DELAY in combination with N1_IODELAY_xx sets the Static Delay of the N1 divider. ClockBuilder Pro calculates the correct value for this register. A Soft Reset of the device, SOFT_RST (0x001C[0] = 1) is required to latch in the new delay value. Note that the least significant byte (0x035B) is ignored when the N1 divider is in integer mode. Nx_DELAY values are calculated by ClockBuilder Pro.

tDLY = Nx_DELAY / 256 x 67.8 ps

Table 12.125. Register 0x0360-0x0361 N4 Delay Control

N4_DELAY behaves in the same manner as N1_DELAY.

12.5 Page 4 Registers

Table 12.126. Register 0x0407 Input Selection for DSPLL A

This register displays the currently selected input for the DSPLL. In manual select mode, this reflects either the register value or the voltages on the IN_SEL1 and IN_SEL0 pins. In automatic switching mode, it reflects the input currently chosen by the automatic algorithm. If there are no valid input clocks in the automatic mode, this value will retain its previous value until a valid input clock is presented. Note that this value is not meaningful in Holdover or Free Run modes.

Table 12.127. Register 0x0408-0x040D DSPLL Loop Bandwidth for DSPLL A

This group of registers determines the DSPLL A loop bandwidth. In ClockBuilder Pro it is selectable from 200 Hz to 4 kHz in steps of roughly 2x each. ClockBuilder Pro will then determine the values for each of these registers. Either a full device SOFT_RST_ALL (0x001C[0]) or the BW_UPDATE_PLLA bit (reg 0x0414[0]) must be used to cause all of the BWx_PLLA, FAST_BWx_PLLA, and BWx_HO_PLLA parameters to take effect. Note that individual SOFT_RST_PLLA (0x001C[1]) does not update the bandwidth parameters.

Si5381/82 Rev. E Reference Manual • Si5381 Register Map

This group of registers determines the DSPLL Fastlock bandwidth. In ClockBuilder Pro, it is selectable from 200 Hz to 4 kHz in factors of roughly 2x each. ClockBuilder Pro will then determine the values for each of these registers. Either a full device SOFT_RST_ALL (0x001C[0]) or the BW UPDATE PLLA bit (reg 0x0414[0]) must be used to cause all of the BWx PLLA, FAST BWx PLLA, and BWx_HO_PLLA parameters to take effect. Note that individual SOFT_RST_PLLA (0x001C[1]) does not update the bandwidth parameters.

Table 12.129. Register 0x0414 DSPLL Bandwidth Update for DSPLL A

Setting this self-clearing bit high latches all of the new DSPLL A bandwidth register values into operation. Asserting this strobe will update all of the BWx_PLLA, FAST_BWx_PLLA, and BWx_HO_PLLA bandwidths at the same time. A device Soft Reset (0x001C[0]) will have the same effect, but individual DSPLL soft resets will not update these values.

Table 12.130. Register 0x0415-0x041B M Feedback Divider Numerator, 56-bits for DSPLL A

Table 12.131. Register 0x041C-0x041F M Feedback Divider Denominator, 32-bits for DSPLL A

The DSPLL M feedback divider values are calculated by ClockBuilder Pro for a particular frequency plan and are written into these registers. An Integer ratio of (M_NUM / M_DEN) will give the best phase noise performance.

Table 12.132. Register 0x0420 M Divider Update for DSPLL A

Setting this self-clearing bit high latches the new M feedback divider register values into operation. A Soft Reset will have the same effect.

Table 12.133. Register 0x0421 A M Divider Fractional Enable for DSPLL A

Table 12.134. Register 0x0422 A M Divider DSO Step Mask for DSPLL A

Table 12.135. Register 0x0423-0x0429 M Divider DCO FSTEPW for DSPLL A

Table 12.136. Register 0x042A Input Clock Select for DSPLL A

Input clock selection for manual register based and pin controlled clock selection.

Note: When IN_SEL_REGCTRL is low, IN_SEL does not do anything and the clock selection is pin controlled.

Table 12.137. Register 0x042B Fastlock Control for DSPLL A

When Fastlock is enabled by either manual or automatic means, the higher Fastlock bandwidth will be used to provide faster settling of the DSPLL. With FASTLOCK_MAN_PLLA=0 and FASTLOCK_AUTO_EN_PLLA=1, the DSPLL will automatically revert to the loop bandwidth when the loop has locked and LOL deasserts. See [1.4.1 Fastlock](#page-9-0) for more information on Fastlock behavior.

Table 12.138. Register 0x042C Holdover Exit Control for DSPLL A

Si5381/82 Rev. E Reference Manual • Si5381 Register Map

When a valid input is presented to the DSPLL while the device is in Holdover or Free Run mode, the higher Fastlock bandwidth can be enabled to provide faster DSPLL settling. When a slower response is desired, then the regular loop bandwidth may be used instead.

Table 12.139. Register 0x042E Holdover History Average Length for DSPLL A

The holdover logic averages the input frequency over a period of time whose duration is determined by the history average length. The average frequency is then used as the holdover frequency. See [2.5 Holdover Mode](#page-15-0) to calculate the window length from the register value.

The most recent input frequency perturbations can be ignored during entry into holdover. The holdover logic pushes back into the past. The amount the average window is delayed is the holdover history delay. See [2.5 Holdover Mode](#page-15-0) to calculate the ignore delay time from the register value.

Table 12.141. Register 0x0432-0x0424 Holdover Cycle Count DSPLL A

Table 12.142. Register 0x0435 Force Holdover for DSPLL A

Table 12.143. Register 0x0436 Input Clock Switching Control for DSPLL A

Table 12.144. Register 0x0437 Input Fault Masks for DSPLL A

This register is for the input clock fault masks. For each of the four clock inputs, the OOF and/or the LOS fault can be used for the clock selection logic or they can be masked from it.

Note: The clock selection logic can affect entry into Holdover.

Table 12.145. Register 0x0438-0x0439 Clock Input Priorities for DSPLL A

This register is used to assign priority to each input clock for automatic clock input switching. The available clock with the highest priority will be selected. Priority 1 is first and most likely to be selected, followed by priorities 2-4. Priority 0 prevents the clock input from being automatically selected, though it may still be manually selected. When two valid input clocks are assigned the same priority, the lowest numbered input will be selected. In other words, IN0 has priority over IN1-IN3, IN1 has priority over IN2-IN3, etc, when the priorities are the same.

Table 12.146. Register 0x043A Hitless Switching Mode DSPLL A

Table 12.147. Register 0x043B–0x044C Hitless Switching Phase Threshold DSPLL A

Table 12.148. Register 0x043D Hitless Switching Length DSPLL A

Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.2 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • December 8, 2021 122

Table 12.149. Register 0x043E Hitless Switching Length DSPLL A

Table 12.150. Register 0x043F DSPLL Hold Valid and Fastlock Status for DSPLL A

When the input fails or is switched and the DSPLL switches to Holdover or Free Run mode, HOLD_HIST_VALID_PLLA accumulation will stop. When a valid input clock is presented to the DSPLL, the holdover frequency history measurements will be cleared and will begin to accumulate once again.

To enable ZDM, set ZDM_EN = 1. In ZDM, the input clock source must be selected manually by using either the ZDM_IN_SEL register bits or the IN_SEL1 and IN_SEL0 device input pins. IN_SEL_REGCTRL determiens the choice of register or pin control to select the desired input clock. When register control is selected in ZDM, the ZDM_IN_SEL control bits determine the input to be used and the non-ZDM IN_SEL bits will be ignored. Note that in ZDM, the DSPLL does not use either Hitless switching or Automatic input source switching.

Table 12.152. Register 0x0488 Fine Hitless Switching PM Length for DSPLL A

Table 12.153. Register 0x0489 - 0x049A PFD Enable Delay for DSPLL A

Table 12.154. Register 0x049B Holdover Exit for DSPLL A

Table 12.155. Register 0x049C Holdover Exit Control for DSPLL A

Table 12.156. Register 0x049D-0x04A2 Holdover Exit Bandwidth for DSPLL A

This group of registers determines the DSPLL A bandwidth used when exiting Holdover Mode. In ClockBuilder Pro it is selectable from 200 Hz to 4 kHz in steps of roughly 2x each. ClockBuilder Pro will then determine the values for each of these registers. Either a full device SOFT_RST_ALL (0x001C[0]) or the BW_UPDATE_PLLA bit (reg 0x0414[0]) must be used to cause all of the BWx_PLLA, FAST_BWx_PLLA, and BWx_HO_PLLA parameters to take effect. Note that the individual SOFT_RST_PLLA (0x001C[1]) does not update these bandwidth parameters.

Table 12.157. Register 0x04A4 Hitless Switching Limit for DSPLL A

Table 12.158. Register 0x04A5 Hitless Switching Limit Action for DSPLL A

Table 12.159. Register 0x04A6 Hitless Switching Ramp Control for DSPLL A

Table 12.160. Register 0x04AC Configuration for DSPLL A

Table 12.161. Register 0x04AD - 0x04AE Configuration for DSPLL A

Table 12.162. Register 0x04B1 - 0x04B2 Configuration for DSPLL A

12.6 Page 5 Registers

Table 12.163. Register 0x0507 Input Selection for DSPLL B

This register displays the currently selected input for the DSPLL. In manual select mode, this reflects either the register value or the voltages on the IN_SEL1 and IN_SEL0 pins. In automatic switching mode, it reflects the input currently chosen by the automatic algorithm. If there are no valid input clocks in the automatic mode, this value will retain its previous value until a valid input clock is presented. Note that this value is not meaningful in Holdover or Free Run modes.

Table 12.164. Register 0x0508-0x050D DSPLL Loop Bandwidth for DSPLL B

This group of registers determines the DSPLL B loop bandwidth. In ClockBuilder Pro it is selectable from 10 Hz to 100 Hz in steps of roughly 2x each. ClockBuilder Pro will then determine the values for each of these registers. Either a full device SOFT_RST_ALL (0x001C[0]) or the BW_UPDATE_PLLB bit (reg 0x0514[0]) must be used to cause all of the BWx_PLLB, FAST_BWx_PLLB, and BWx_HO_PLLB parameters to take effect. Note that individual SOFT_RST_PLLB (0x001C[2]) does not update the bandwidth parameters.

Table 12.165. Register 0x050E-0x0513 DSPLL Fastlock Loop Bandwidth for DSPLL B

This group of registers determines the DSPLL Fastlock bandwidth. In ClockBuilder Pro, it is selectable from 10 Hz to 4 kHz in factors of roughly 2x each. ClockBuilder Pro will then determine the values for each of these registers. Either a full device SOFT_RST_ALL (0x001C[0]) or the BW_UPDATE_PLLB bit (reg 0x0514[0]) must be used to cause all of the BWx_PLLB, FAST_BWx_PLLB, and BWx_HO_PLLB parameters to take effect. Note that individual SOFT_RST_PLLB (0x001C[2]) does not update the bandwidth parameters.

Table 12.166. Register 0x0514 DSPLL Bandwidth Update for DSPLL B

Setting this self-clearing bit high latches all of the new DSPLL B bandwidth register values into operation. Asserting this strobe will update all of the BWx_PLLB, FAST_BWx_PLLB, and BWx_HO_PLLB bandwidths at the same time. A device Soft Reset (0x001C[0]) will have the same effect, but individual DSPLL soft resets will not update these values.

Table 12.167. Register 0x0515-0x051B M Feedback Divider Numerator, 56-bits for DSPLL B

Note that DSPLL B includes a divide-by-5 block in the PLL feedback path before the M divider. Register values for the DSPLL B M divider must account for this additional divider. This divider is not present in DSPLLs A, C, or D.

Table 12.168. Register 0x051C-0x051F M Feedback Divider Denominator, 32-bits for DSPLL B

The DSPLL M feedback divider values are calculated by ClockBuilder Pro for a particular frequency plan and are written into these registers. An Integer ratio of (M_NUM / M_DEN) will give the best phase noise performance.

Note: There is a divide-by-5 prescaler before the DSPLL B M divider, so if (M_NUM / M_DEN) = 100, the effective feedback divide ratio (Fvco / Fpfd) will be 500.

Table 12.169. Register 0x0520 M Divider Update for DSPLL B

Setting this self-clearing bit high latches the new M feedback divider register values into operation. A Soft Reset will have the same effect.

Table 12.170. Register 0x0521 M Divider Fractional Enable for DSPLL B

Table 12.171. Register 0x052A Input Clock Select for DSPLL B

Input clock selection for manual register based and pin controlled clock selection. Note that in ZDM, the ZDM_IN_SEL (0x0487[2:1]) input source select control bits are used and IN_SEL is ignored. In both ZDM and non-ZDM operation, IN_SEL_REGCTRL determines whether register-based or pin-based manual source selection is used.

Note: When IN_SEL_REGCTRL is low, IN_SEL does not do anything and the clock selection is pin controlled.

Table 12.172. Register 0x052B Fastlock Control for DSPLL B

When Fastlock is enabled by either manual or automatic means, the higher Fastlock bandwidth will be used to provide faster settling of the DSPLL. With FASTLOCK MAN PLLB=0 and FASTLOCK AUTO EN PLLB=1, the DSPLL will automatically revert to the loop bandwidth when the loop has locked and LOL deasserts. See [1.4.1 Fastlock](#page-9-0) for more information on Fastlock behavior.

When a valid input is presented to the DSPLL while the device is in Holdover or Free Run mode, the higher Fastlock bandwidth can be enabled to provide faster DSPLL settling. When a slower response is desired, then the regular loop bandwidth may be used instead.

Table 12.174. Register 0x052E Holdover History Average Length for DSPLL B

The holdover logic averages the input frequency over a period of time whose duration is determined by the history average length. The average frequency is then used as the holdover frequency. See [2.5 Holdover Mode](#page-15-0) to calculate the window length from the register value.

Table 12.175. Register 0x052F Holdover History Delay for DSPLL B

The most recent input frequency perturbations can be ignored during entry into holdover. The holdover logic pushes back into the past. The amount the average window is delayed is the holdover history delay. See [2.5 Holdover Mode](#page-15-0) to calculate the ignore delay time from the register value.

Table 12.177. Register 0x0535 Force Holdover for DSPLL B

Table 12.178. Register 0x0536 Input Clock Switching Control for DSPLL B

Table 12.179. Register 0x0537 Input Fault Masks for DSPLL B

This register is for the input clock fault masks. For each of the four clock inputs, the OOF and/or the LOS fault can be used for the clock selection logic or they can be masked from it.

Note: The clock selection logic can affect entry into Holdover.

Table 12.180. Register 0x0538-0x0539 Clock Input Priorities for DSPLL B

This register is used to assign priority to each input clock for automatic clock input switching. The available clock with the highest priority will be selected. Priority 1 is first and most likely to be selected, followed by priorities 2-4. Priority 0 prevents the clock input from being automatically selected, though it may still be manually selected. When two valid input clocks are assigned the same priority, the lowest numbered input will be selected. In other words, IN0 has priority over IN1-IN3, IN1 has priority over IN2-IN3, etc, when the priorities are the same.

Table 12.181. Register 0x053A Hitless Switching Mode DSPLL B

Table 12.182. Register 0x053B–0x053C Hitless Switching Phase Threshold DSPLL B

Table 12.183. Register 0x053D Hitless Switching Length DSPLL B

Table 12.184. Register 0x053E Hitless Switching Length DSPLL B

Table 12.185. Register 0x053F DSPLL Hold Valid and Fastlock Status for DSPLL B

When the input fails or is switched and the DSPLL switches to Holdover or Free Run mode, HOLD_HIST_VALID_PLLB accumulation will stop. When a valid input clock is presented to the DSPLL, the holdover frequency history measurements will be cleared and will begin to accumulate once again.

Table 12.186. Register 0x0540 Reserved Control

This register is used when making certain changes to the device. See Section [2.1.1 Updating Registers During Device Operation](#page-13-0) for more information.

Table 12.187. Register 0x0588 Fine Hitless Switching PM Length for DSPLL B

Table 12.188. Register 0x0589 - 0x059A PFD Enable Delay for DSPLL B

Table 12.189. Register 0x059B Holdover Exit for DSPLL B

Table 12.190. Register 0x059C Holdover Exit Control for DSPLL B

Table 12.191. Register 0x059D-0x05A2 Holdover Exit Bandwidth for DSPLL B

This group of registers determines the DSPLL B bandwidth used when exiting Holdover Mode. In ClockBuilder Pro it is selectable from 10 Hz to 100 Hz in steps of roughly 2x each. ClockBuilder Pro will then determine the values for each of these registers. Either a full device SOFT_RST_ALL (0x001C[0]) or the BW_UPDATE_PLLB bit (reg 0x0514[0]) must be used to cause all of the BWx_PLLB, FAST_BWx_PLLB, and BWx_HO_PLLB parameters to take effect. Note that the individual SOFT_RST_PLLB (0x001C[2]) does not update these bandwidth parameters.

Table 12.192. Register 0x05A4 Hitless Switching Limit for DSPLL B

Table 12.193. Register 0x05A5 Hitless Switching Limit Action for DSPLL B

Table 12.194. Register 0x05A6 Hitless Switching Ramp Control for DSPLL B

Table 12.195. Register 0x05AC Configuration for DSPLL B

Table 12.196. Register 0x05AD - 0x05AE Configuration for DSPLL B

Table 12.197. Register 0x05B1 - 0x05B2 Configuration for DSPLL B

12.7 Page 6 Registers

Table 12.198. Register 0x0607 Input Selection for DSPLL C

This register displays the currently selected input for the DSPLL. In manual select mode, this reflects either the register value or the voltages on the IN_SEL1 and IN_SEL0 pins. In automatic switching mode, it reflects the input currently chosen by the automatic algorithm. If there are no valid input clocks in the automatic mode, this value will retain its previous value until a valid input clock is presented. Note that this value is not meaningful in Holdover or Free Run modes.

Table 12.199. Register 0x0608-0x060D DSPLL Loop Bandwidth for DSPLL C

This group of registers determines the DSPLL C loop bandwidth. In ClockBuilder Pro it is selectable from 200 Hz to 4 kHz in steps of roughly 2x each. ClockBuilder Pro will then determine the values for each of these registers. Either a full device SOFT_RST_ALL (0x001C[0]) or the BW_UPDATE_PLLC bit (reg 0x0614[0]) must be used to cause all of the BWx_PLLC, FAST_BWx_PLLC, and BWx_HO_PLLC parameters to take effect. Note that individual SOFT_RST_PLLC (0x001C[3]) does not update the bandwidth parameters.

Table 12.200. Register 0x060E-0x0613 DSPLL Fastlock Loop Bandwidth for DSPLL C

This group of registers determines the DSPLL Fastlock bandwidth. In ClockBuilder Pro, it is selectable from 200 Hz to 4 kHz in factors of roughly 2x each. ClockBuilder Pro will then determine the values for each of these registers. Either a full device SOFT_RST_ALL (0x001C[0]) or the BW_UPDATE_PLLC bit (reg 0x0614[0]) must be used to cause all of the BWx_PLLC, FAST_BWx_PLLC, and BWx_HO_PLLC parameters to take effect. Note that individual SOFT_RST_PLLC (0x001C[3]) does not update the bandwidth parameters.

Table 12.201. Register 0x0614 DSPLL Bandwidth Update for DSPLL C

Setting this self-clearing bit high latches all of the new DSPLL C bandwidth register values into operation. Asserting this strobe will update all of the BWx_PLLC, FAST_BWx_PLLC, and BWx_HO_PLLC bandwidths at the same time. A device Soft Reset (0x001C[0]) will have the same effect, but individual DSPLL soft resets will not update these values.

Table 12.202. Register 0x0615-0x061B M Feedback Divider Numerator, 56-bits for DSPLL C

Table 12.203. Register 0x061C-0x061F M Feedback Divider Denominator, 32-bits for DSPLL C

The DSPLL M feedback divider values are calculated by ClockBuilder Pro for a particular frequency plan and are written into these registers. An Integer ratio of (M_NUM / M_DEN) will give the best phase noise performance.

Table 12.204. Register 0x0620 M Divider Update for DSPLL C

Setting this self-clearing bit high latches the new M feedback divider register values into operation. A Soft Reset will have the same effect.

Table 12.205. Register 0x0621 M Divider Fractional Enable for DSPLL C

Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.2 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • December 8, 2021 138

Table 12.206. Register 0x0622 M Divider DSO Step Mask for DSPLL C

Table 12.207. Register 0x0623-0x0629 M Divider DCO FSTEPW for DSPLL C

Table 12.208. Register 0x062A Input Clock Select for DSPLL C

Input clock selection for manual register based and pin controlled clock selection.

Note: When IN_SEL_REGCTRL is low, IN_SEL does not do anything and the clock selection is pin controlled.

Table 12.209. Register 0x062B Fastlock Control for DSPLL C

Si5381/82 Rev. E Reference Manual • Si5381 Register Map

When Fastlock is enabled by either manual or automatic means, the higher Fastlock bandwidth will be used to provide faster settling of the DSPLL. With FASTLOCK_MAN_PLLC=0 and FASTLOCK_AUTO_EN_PLLC=1, the DSPLL will automatically revert to the loop bandwidth when the loop has locked and LOL deasserts. See [1.4.1 Fastlock](#page-9-0) for more information on Fastlock behavior.

Table 12.210. Register 0x062C Holdover Exit Control for DSPLL C

When a valid input is presented to the DSPLL while the device is in Holdover or Free Run mode, the higher Fastlock bandwidth can be enabled to provide faster DSPLL settling. When a slower response is desired, then the regular loop bandwidth may be used instead.

Table 12.211. Register 0x062E Holdover History Average Length for DSPLL C

The holdover logic averages the input frequency over a period of time whose duration is determined by the history average length. The average frequency is then used as the holdover frequency. See [2.5 Holdover Mode](#page-15-0) to calculate the window length from the register value.

The most recent input frequency perturbations can be ignored during entry into holdover. The holdover logic pushes back into the past. The amount the average window is delayed is the holdover history delay. See [2.5 Holdover Mode](#page-15-0) to calculate the ignore delay time from the register value.

Table 12.213. Register 0x0632-0x0634 Holdover Cycle Count DSPLL C

Table 12.214. Register 0x0635 Force Holdover for DSPLL C

Table 12.215. Register 0x0636 Input Clock Switching Control for DSPLL C

Table 12.216. Register 0x0637 Input Fault Masks for DSPLL C

This register is for the input clock fault masks. For each of the four clock inputs, the OOF and/or the LOS fault can be used for the clock selection logic or they can be masked from it.

Note: The clock selection logic can affect entry into Holdover.

Table 12.217. Register 0x0638-0x0639 Clock Input Priorities for DSPLL C

This register is used to assign priority to each input clock for automatic clock input switching. The available clock with the highest priority will be selected. Priority 1 is first and most likely to be selected, followed by priorities 2-4. Priority 0 prevents the clock input from being automatically selected, though it may still be manually selected. When two valid input clocks are assigned the same priority, the lowest numbered input will be selected. In other words, IN0 has priority over IN1-IN3, IN1 has priority over IN2-IN3, etc, when the priorities are the same.

Table 12.218. Register 0x063A Hitless Switching Mode DSPLL C

Table 12.219. Register 0x063B–0x063C Hitless Switching Phase Threshold DSPLL C

Table 12.220. Register 0x063D Hitless Switching Length DSPLL C

Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.2 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • December 8, 2021 143

Table 12.221. Register 0x063E Hitless Switching Length DSPLL C

Table 12.222. Register 0x063F DSPLL Hold Valid and Fastlock Status for DSPLL C

When the input fails or is switched and the DSPLL switches to Holdover or Free Run mode, HOLD_HIST_VALID_PLLC accumulation will stop. When a valid input clock is presented to the DSPLL, the holdover frequency history measurements will be cleared and will begin to accumulate once again.

Table 12.223. Register 0x0688 Fine Hitless Switching PM Length for DSPLL C

Table 12.224. Register 0x0689 - 0x069A PFD Enable Delay for DSPLL C

Table 12.225. Register 0x069B Holdover Exit for DSPLL C

Table 12.226. Register 0x069C Holdover Exit Control for DSPLL C

Table 12.227. Register 0x069D-0x06A2 Holdover Exit Bandwidth for DSPLL C

This group of registers determines the DSPLL C bandwidth used when exiting Holdover Mode. In ClockBuilder Pro it is selectable from 200 Hz to 4 kHz in steps of roughly 2x each. ClockBuilder Pro will then determine the values for each of these registers. Either a full device SOFT_RST_ALL (0x001C[0]) or the BW_UPDATE_PLLC bit (reg 0x0614[0]) must be used to cause all of the BWx_PLLC, FAST_BWx_PLLC, and BWx_HO_PLLC parameters to take effect. Note that the individual SOFT_RST_PLLC (0x001C[3]) does not update these bandwidth parameters.

Table 12.228. Register 0x06A4 Hitless Switching Limit for DSPLL C

Table 12.229. Register 0x06A5 Hitless Switching Limit Action for DSPLL C

Table 12.230. Register 0x06A6 Hitless Switching Ramp Control for DSPLL C

Table 12.231. Register 0x06AC Configuration for DSPLL C

Table 12.232. Register 0x06AD - 0x06AE Configuration for DSPLL C

Table 12.233. Register 0x6B1 - 0x06B2 Configuration for DSPLL C

12.8 Page 7 Registers

Table 12.234. Register 0x0708 Input Selection for DSPLL D

This register displays the currently selected input for the DSPLL. In manual select mode, this reflects either the register value or the voltages on the IN_SEL1 and IN_SEL0 pins. In automatic switching mode, it reflects the input currently chosen by the automatic algorithm. If there are no valid input clocks in the automatic mode, this value will retain its previous value until a valid input clock is presented. Note that this value is not meaningful in Holdover or Free Run modes.

Table 12.235. Register 0x0709-0x070E DSPLL Loop Bandwidth for DSPLL D

This group of registers determines the DSPLL D loop bandwidth. In ClockBuilder Pro it is selectable from 200 Hz to 4 kHz in steps of roughly 2x each. ClockBuilder Pro will then determine the values for each of these registers. Either a full device SOFT_RST_ALL (0x001C[0]) or the BW_UPDATE_PLLD bit (reg 0x0715[0]) must be used to cause all of the BWx_PLLD, FAST_BWx_PLLD, and BWx_HO_PLLD parameters to take effect. Note that individual SOFT_RST_PLLD (0x001C[4]) does not update the bandwidth parameters.

Table 12.236. Register 0x070F-0x0714 DSPLL Fastlock Loop Bandwidth for DSPLL D

This group of registers determines the DSPLL Fastlock bandwidth. In ClockBuilder Pro, it is selectable from 200 Hz to 4 kHz in factors of roughly 2x each. ClockBuilder Pro will then determine the values for each of these registers. Either a full device SOFT_RST_ALL (0x001C[0]) or the BW_UPDATE_PLLD bit (reg 0x0715[0]) must be used to cause all of the BWx_PLLD, FAST_BWx_PLLD, and BWx_HO_PLLD parameters to take effect. Note that individual SOFT_RST_PLLD (0x001C[4]) does not update the bandwidth parameters.

Table 12.237. Register 0x0715 DSPLL Bandwidth Update for DSPLL D

Setting this self-clearing bit high latches all of the new DSPLL D bandwidth register values into operation. Asserting this strobe will update all of the BWx_PLLD, FAST_BWx_PLLD, and BWx_HO_PLLD bandwidths at the same time. A device Soft Reset (0x001C[0]) will have the same effect, but individual DSPLL soft resets will not update these values.

Table 12.238. Register 0x0716-0x071C M Feedback Divider Numerator, 56-bits for DSPLL D

Table 12.239. Register 0x071D-0x0720 M Feedback Divider Denominator, 32-bits for DSPLL D

The DSPLL M feedback divider values are calculated by ClockBuilder Pro for a particular frequency plan and are written into these registers. An Integer ratio of (M_NUM / M_DEN) will give the best phase noise performance.

Table 12.240. Register 0x0721 M Divider Update for DSPLL D

Setting this self-clearing bit high latches the new M feedback divider register values into operation. A Soft Reset will have the same effect.

Table 12.241. Register 0x0722 M Divider Fractional Enable for DSPLL D

Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.2 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • December 8, 2021 149

Table 12.242. Register 0x0723 M Divider DSO Step Mask for DSPLL D

Table 12.243. Register 0x0724-0x072A M Divider DCO FSTEPW for DSPLL D

Table 12.244. Register 0x072B Input Clock Select for DSPLL D

Input clock selection for manual register based and pin controlled clock selection.

Note: When IN_SEL_REGCTRL is low, IN_SEL does not do anything and the clock selection is pin controlled.

Table 12.245. Register 0x072C Fastlock Control for DSPLL D

Si5381/82 Rev. E Reference Manual • Si5381 Register Map

When Fastlock is enabled by either manual or automatic means, the higher Fastlock bandwidth will be used to provide faster settling of the DSPLL. With FASTLOCK_MAN_PLLD=0 and FASTLOCK_AUTO_EN_PLLD=1, the DSPLL will automatically revert to the loop bandwidth when the loop has locked and LOL deasserts. See [1.4.1 Fastlock](#page-9-0) for more information on Fastlock behavior.

Table 12.246. Register 0x072D Holdover Exit Control for DSPLL D

When a valid input is presented to the DSPLL while the device is in Holdover or Free Run mode, the higher Fastlock bandwidth can be enabled to provide faster DSPLL settling. When a slower response is desired, then the regular loop bandwidth may be used instead.

Table 12.247. Register 0x072F Holdover History Average Length for DSPLL D

The holdover logic averages the input frequency over a period of time whose duration is determined by the history average length. The average frequency is then used as the holdover frequency. See [2.5 Holdover Mode](#page-15-0) to calculate the window length from the register value.

The most recent input frequency perturbations can be ignored during entry into holdover. The holdover logic pushes back into the past. The amount the average window is delayed is the holdover history delay. See [2.5 Holdover Mode](#page-15-0) to calculate the ignore delay time from the register value.

Table 12.249. Register 0x0733-x0735 Holdover Cycle Count DSPLL D

Table 12.250. Register 0x0736 Force Holdover for DSPLL D

Table 12.251. Register 0x0737 Input Clock Switching Control for DSPLL D

Table 12.252. Register 0x0738 Input Fault Masks for DSPLL D

This register is for the input clock fault masks. For each of the four clock inputs, the OOF and/or the LOS fault can be used for the clock selection logic or they can be masked from it.

Note: The clock selection logic can affect entry into Holdover.

Table 12.253. Register 0x0739-0x073A Clock Input Priorities for DSPLL D

This register is used to assign priority to each input clock for automatic clock input switching. The available clock with the highest priority will be selected. Priority 1 is first and most likely to be selected, followed by priorities 2-4. Priority 0 prevents the clock input from being automatically selected, though it may still be manually selected. When two valid input clocks are assigned the same priority, the lowest numbered input will be selected. In other words, IN0 has priority over IN1-IN3, IN1 has priority over IN2-IN3, etc, when the priorities are the same.

Table 12.254. Register 0x073B Hitless Switching Mode DSPLL D

Table 12.255. Register 0x073C–0x073D Hitless Switching Phase Threshold DSPLL D

Table 12.256. Register 0x073E Hitless Switching Length DSPLL D

Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.2 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • December 8, 2021 154

Table 12.257. Register 0x073F Hitless Switching Length DSPLL D

Table 12.258. Register 0x0740 DSPLL Hold Valid and Fastlock Status for DSPLL D

When the input fails or is switched and the DSPLL switches to Holdover or Free Run mode, HOLD_HIST_VALID_PLLD accumulation will stop. When a valid input clock is presented to the DSPLL, the holdover frequency history measurements will be cleared and will begin to accumulate once again.

Table 12.259. Register 0x0788 Fine Hitless Switching PM Length for DSPLL D

Table 12.260. Register 0x0789-0x078A PFD Enable Delay for DSPLL D

Table 12.261. Register 0x079B Holdover Exit for DSPLL D

Table 12.262. Register 0x079C Holdover Exit Control for DSPLL D

Table 12.263. Register 0x079D-0x07A2 Holdover Exit Bandwidth for DSPLL D

This group of registers determines the DSPLL D bandwidth used when exiting Holdover Mode. In ClockBuilder Pro it is selectable from 200 Hz to 4 kHz in steps of roughly 2x each. ClockBuilder Pro will then determine the values for each of these registers. Either a full device SOFT_RST_ALL (0x001C[0]) or the BW_UPDATE_PLLD bit (reg 0x0715[0]) must be used to cause all of the BWx_PLLD, FAST_BWx_PLLD, and BWx_HO_PLLD parameters to take effect. Note that the individual SOFT_RST_PLLD (0x001C[4]) does not update these bandwidth parameters.

Table 12.264. Register 0x07A4 Hitless Switching Limit for DSPLL D

Table 12.265. Register 0x07A5 Hitless Switching Limit Action for DSPLL D

Table 12.266. Register 0x07A6 Hitless Switching Ramp Control for DSPLL D

Table 12.267. Register 0x07AC Configuration for DSPLL D

Table 12.268. Register 0x07AD - 0x07AE Configuration for DSPLL D

Table 12.269. Register 0x07B1 - 0x07B2 Configuration for DSPLL D

12.9 Page 9 Registers

Table 12.270. Register 0x090E External XAXB Source Select

Table 12.271. Register 0x0943 Control I/O Voltage Select

The IO_VDD_SEL configuration bit selects between 1.8V and 3.3V digital I/O. All digital I/O pins, including the serial interface pins, are 3.3V tolerant with either setting. The default 1.8V setting (0x0943 = 0x0) is the safe default choice that allows writes to the device regardless of the serial interface used or the host supply voltage. When the I2C or SPI host is operating at 3.3V and the Si5381/82 at VDD=1.8V, the host must write IO_VDD_SEL=1 first. This will ensure that both the host and the serial interface are operating with the optimum signal thresholds.

Table 12.272. Register 0x0949 Clock Input Control and Configuration

When a clock input is disabled, it is powered down as well.

- IN0: IN_EN 0x0949[0], IN_PULSED_CMOS_EN 0x0949[4]
- IN1: IN_EN 0x0949[1], IN_PULSED_CMOS_EN 0x0949[5]
- IN2: IN_EN 0x0949[2], IN_PULSED_CMOS_EN 0x0949[6]
- IN3: IN_EN 0x0949[3], IN_PULSED_CMOS_EN 0x0949[7]

Table 12.273. Register 0x094A Input Clock Enable to DSPLL

Table 12.274. Register 0x094E–0x094F Input Clock Buffer Hysteresis

Table 12.275. Register 0x094F Input CMOS Threshold Select

12.10 Page A Registers

Table 12.276. Register 0x0A02 Enable N-divider 0.5x

Table 12.277. Register 0x0A03 Output N Divider to Output Driver

Note: In the Si5381, N0 (DSPLL A), N2 (DSPLL C), and N3 (DSPLL D) MUST be enabled when those DSPLLs are active. ClockBuilder Pro determines these values when changing settings for the device.

Table 12.278. Register 0x0A04 Output N Divider Integer Divide Mode

Note: In the Si5381, must be set to 0x0 for N0 (DSPLL A), N2 (DSPLL C), and N3 (DSPLL D). Provides a small improvement in phase noise when used with integer N1, N4. ClockBuilder Pro determines these values when changing settings for the device.

Table 12.279. Register 0x0A05 Output N Divider Power Down

Note: N0 (DSPLL A), N2 (DSPLL C), and N3 (DSPLL D) MUST be enabled when those DSPLLs are active. ClockBuilder Pro determines these values when changing settings for the device.

Table 12.280. Register 0x0A14 Output N0 Divider Auto-Disable

Table 12.281. Register 0x0A1A Output N1 Divider Auto-Disable

Table 12.282. Register 0x0A20 Output N2 Divider Auto-Disable

Table 12.283. Register 0x0A26 Output N3 Divider Auto-Disable

Table 12.284. Register 0x0A2C Output N4 Divider Auto-Disable

Table 12.285. 0x0A3C N1 Dynamic Phase Adjust Step Size

Table 12.286. 0x0A3D N1 Dynamic Phase Adjust Step Size Count

Table 12.287. 0x0A3F N1 Dynamic Phase Adjust Command

Si5381/82 Rev. E Reference Manual • Si5381 Register Map

Once set, these register bits will self clear as soon as the entire phase adjust sequence has completed.

Table 12.288. 0x0A48 N4 Dynamic Phase Adjust Step Size

Table 12.289. 0x0A49 N4 Dynamic Phase Adjust Step Size Count

Table 12.290. 0x0AB N4 Dynamic Phase Adjust Command

Table 12.291. 0x0A50 Static N1 IODELAY STEP

Table 12.292. 0x0A51-0x0A52 Static N1 IODELAY COUNT

Table 12.293. 0x0A53 N1 IODELAY Increment and Decrement

Table 12.294. 0x0A5C N4 Static IODELAY STEP

Table 12.295. 0x0A5D-0x0A5E N4 Static IODELAY COUNT

Table 12.296. 0x0A5F N4 IODELAY Static Increment and Decrement

12.11 Page B Registers

Table 12.297. Register 0x0B24 Reserved Control

This register is used when making certain changes to the device. See [2.1.1 Updating Registers During Device Operation](#page-13-0) for more information.

Table 12.298. Register 0x0B25 Reserved Control

This register is used when making certain changes to the device. See [2.1.1 Updating Registers During Device Operation](#page-13-0) for more information.

Table 12.299. Register 0x0B44 Clock Control for Fractional Dividers

Table 12.300. Register 0x0B45 LOL Clock Disables

Table 12.301. Register 0x0B46 Loss of Signal Clock Disables

ClockBuilder Pro handles these bits when changing settings for all portions of the device.

Table 12.302. Register 0x0B47 DSPLL OOF Clock Disables

Table 12.303. Register 0x0B48 DSPLL OOF Divider Disables

Table 12.304. Register 0x0B49 Reserved Control_2

Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.2 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • December 8, 2021 166 Si5381/82 Rev. E Reference Manual • Si5381 Register Map

ClockBuilder Pro handles these bits when changing settings for the device.

ClockBuilder Pro handles these bits when changing settings for the device.

Table 12.306. Register 0x0B57-0B58 VCO Calcode

12.12 Page C Registers

Table 12.307. Register 0x0C02 Clock Validation Configuration

Table 12.308. Register 0x0C03 Clock Validation Configuration

Table 12.309. Register 0x0C07 Clock Validation Configuration

Table 12.310. Register 0x0C08 Clock Validation Configuration

13. Si5382 Register Map

13.1 Page 0 Registers

Table 13.1. Register 0x0000 Die Rev

Table 13.2. Register 0x0001 Page

This is the "Page Register" which is located at address 0x01 on every page. When read, it will indicate the current page. When written, it will change the page to the value entered. There is a page register at address 0x0001, 0x0101, 0x0201, 0x0301, etc. See [AN926:](https://www.skyworksinc.com/-/media/Skyworks/SL/documents/public/application-notes/an926-reading-writing-registers-spi-i2c.pdf) [Reading and Writing Registers with SPI and I2C for Si534x/8x Devices](https://www.skyworksinc.com/-/media/Skyworks/SL/documents/public/application-notes/an926-reading-writing-registers-spi-i2c.pdf) for more information on register paging.

Table 13.3. Register 0x0002-0x0003 Base Part Number

See [11.3 Part Numbering Summary](#page-79-0) for more information on part numbers.

Table 13.4. Register 0x0004 Device Grade

See [11.3 Part Numbering Summary](#page-79-0) for more information on part numbers. Refer to the device data sheet Ordering Guide section for more information about device grades.

Si5381/82 Rev. E Reference Manual • Si5382 Register Map

See [11.3 Part Numbering Summary](#page-79-0) for more information on part numbers. Refer to the device data sheet Ordering Guide section for more information about device grades.

The software tool version that created the register values that are downloaded at power up is represented by TOOL_VERSION.

Table 13.6. Register 0x0009 Temperature Grade

See [11.3 Part Numbering Summary](#page-79-0) for more information on part numbers.

Table 13.7. Register 0x000A Package ID

See [11.3 Part Numbering Summary](#page-79-0) for more information on part numbers.

Table 13.8. Register 0x000B I2C Address

Note that the two least significant bits, [1:0], are determined by the voltages on the A1 and A0 input pins respectively. This setting is not saved as part of the usual NVM write procedure. To update this register in a non-volatile way, the "Si534x8x I2C Address Burn Tool" allows updating this value one time. This utility is included in the ClockBuilder Pro installation and can be accessed under the "Misc" folder in the installation directory.

Table 13.9. Register 0x000C Device Status

See [3.3 Fault Monitoring](#page-28-0) for more information.

Table 13.10. Register 0x000D Out-of-Frequency (OOF) and Loss-of Signal (LOS) Status

See [3.3 Fault Monitoring](#page-28-0) for more information.

- IN0: LOS 0x000D[0], OOF 0x000D[4]
- IN1: LOS 0x000D[1], OOF 0x000D[5]
- IN2: LOS 0x000D[2], OOF 0x000D[6]
- IN3: LOS 0x000D[3], OOF 0x000D[7]

Table 13.11. Register 0x000E Holdover (HOLD) and Loss-of-Lock (LOL) Status

See [3.3 Fault Monitoring](#page-28-0) for more information.

Table 13.12. Register 0x000F DSPLL Calibration Status

See [3.3 Fault Monitoring](#page-28-0) for more information.

Table 13.13. Register 0x0011 Device Status Flags

These are sticky flag bits corresponding to the bits in register 0x000C. They are cleared by writing 0 to the bit that has been set. The corresponding 0x000C register bit must be 0 to clear this sticky flag bit. See [3.3 Fault Monitoring](#page-28-0) for more information.

Table 13.14. Register 0x0012 OOF and LOS Status Flags

These are sticky flag bits corresponding to the bits in register 0x000D. They are cleared by writing 0 to the bit that has been set. The corresponding 0x000D register bit must be 0 to clear this sticky flag bit. See [3.3 Fault Monitoring](#page-28-0) for more information.

- IN0: LOS_FLG 0x0012[0], OOF_FLG 0x0012[4]
- IN1: LOS_FLG 0x0012[1], OOF_FLG 0x0012[5]
- IN2: LOS_FLG 0x0012[2], OOF_FLG 0x0012[6]
- IN3: LOS_FLG 0x0012[3], OOF_FLG 0x0012[7]

Table 13.15. Register 0x0013 HOLD and LOL Status Flags

These are sticky flag bits corresponding to the bits in register 0x000E. They are cleared by writing 0 to the bit that has been set. The corresponding 0x000E register bit must be 0 to clear this sticky flag bit. See [3.3 Fault Monitoring](#page-28-0) for more information.

Table 13.16. Register 0x0014 DSPLL Calibration Status Flag

These are sticky flag bits corresponding to the bits in register 0x000F. They are cleared by writing 0 to the bit that has been set. The corresponding 0x000F register bit must be 0 to clear this sticky flag bit. See [3.3 Fault Monitoring](#page-28-0) for more information.

Table 13.17. Register 0x0017 Device Status Interrupt Masks

These are interrupt mask bits corresponding to the bits in register 0x0011. See [3.3.6 INTRb Interrupt Configuration](#page-36-0) for more information.

Table 13.18. Register 0x0018 OOF and LOS Interrupt Masks

These are interrupt mask bits corresponding to the bits in register 0x0012. See [3.3.6 INTRb Interrupt Configuration](#page-36-0) for more information.

- IN0: LOS_INTR_MSK 0x0018[0], OOF_INTR_MSK 0x0018[4]
- IN1: LOS_INTR_MSK 0x0018[1], OOF_INTR_MSK 0x0018[5]
- IN2: LOS_INTR_MSK 0x0018[2], OOF_INTR_MSK 0x0018[6]
- IN3: LOS_INTR_MSK 0x0018[3], OOF_INTR_MSK 0x0018[7]

Table 13.19. Register 0x0019 HOLD and LOL Interrupt Masks

These are interrupt mask bits corresponding to the bits in register 0x0013. See [3.3.6 INTRb Interrupt Configuration](#page-36-0) for more information.

Table 13.20. Register 0x001A PLL In Calibration Interrupt Mask

These are interrupt mask bits corresponding to the bits in register 0x0014. See [3.3.6 INTRb Interrupt Configuration](#page-36-0) for more information.

Table 13.21. Register 0x001C Soft Reset and Calibration

Soft Reset restarts the device using the existing register values without loading from NVM. Soft Reset also updates registers requiring a separate update strobe, including the DSPLL bandwidth registers as well as the P, M, N, and R dividers. Unlike SOFT RST ALL, the SOFT_RST_PLLx bits do not update the loop BW values. If these have changed, the update can be done by writing to BW_UP-DATE_PLLA andBW_UPDATE_PLLB, at addresses 0x0414 and 0x0514.

Table 13.22. Register 0x001D FINC, FDEC DCO Controls for DSPLL A

Table 13.23. Register 0x001E Sync, Power Down and Hard Reset

Table 13.24. Register 0x0020 DSPLL_SEL[1:0] Control of FINC/FDEC for DCO

Table 13.25. Register 0x0022 Output Enable Group Controls

By default ClockBuilder Pro sets the OEb pin controlling all outputs. OUTALL_DISABLE_LOW (0x0102[0]) must be high (enabled) to allow the OEb pin to enable outputs. Note that the OE_REG_DIS bit (active high) has inverted logic sense from the OEb pin (active low). See [4.7.5 Output Driver Disable Source Summary](#page-53-0) for more information.

Table 13.26. Register 0x002B SPI 3 vs 4 Wire

This bit is ignored for I2C bus operation, when I2C_SEL is high. The SPI_3WIRE setting may be updated by either 3-wire or 4-wire writes, since the same 3 pins are used in either mode. When changing this setting the serial interface will be ready to read registers on the next command. 4-wire mode (0x002B=0x0) is the safe default choice to avoid possible contention on the bi-directional 3-wire data pin.

Table 13.27. Register 0x002C LOS Enables

• IN0: LOS_EN[0]

• IN1: LOS_EN[1]

• IN2: LOS_EN[2]

Si5381/82 Rev. E Reference Manual • Si5382 Register Map

• IN3: LOS_EN[3]

Table 13.28. Register 0x002D LOS Clear Delays

When a valid input clock is not present on the input, LOS will be asserted. When the clock returns, it must remain valid for this period of time before that clock is considered to be qualified again.

Table 13.29. Register 0x002E-0x002F IN0 LOS Trigger Threshold

ClockBuilder Pro calculates the correct LOS register threshold trigger value, given a particular frequency plan.

Table 13.30. Register 0x0036-0x0037 LOS0 Clear Threshold

ClockBuilder Pro calculates the correct LOS register clear threshold, given a particular frequency plan.

All 4 input buffers are identical in terms of control. The single set of descriptions for IN0 above also apply to IN1-IN3.

Table 13.31. Output Registers Following the Same Definitions as IN0

Table 13.32. Register 0x003E LOS Min Period Enable

Table 13.33. Register 0x003F OOF Enable

• IN0: OOF_EN[0], FAST_OOF_EN[4]

• IN1: OOF_EN[1], FAST_OOF_EN[5]

• IN2: OOF_EN[2], FAST_OOF_EN[6]

• IN3: OOF_EN[3], FAST_OOF_EN[7]

Table 13.34. Register 0x0040 OOF Reference Select

Table 13.35. Register 0x0041 OOF0 Divider Select

Table 13.36. Register 0x0042 OOF1 Divider Select

Table 13.37. Register 0x0043 OOF2 Divider Select

Table 13.38. Register 0x0044 OOF3 Divider Select

Table 13.39. Register 0x0045 OOFXO Divider Select

Table 13.40. Register 0x0046-0x0049 Precision OOF Set Thresholds

See [3.3.3 Input OOF \(Out-of-Frequency\) Detection](#page-30-0) for more information.

Table 13.41. Register 0x004A-0x004D Precision OOF Clear Thresholds

See [3.3.3 Input OOF \(Out-of-Frequency\) Detection](#page-30-0) for more information.

Table 13.42. Register 0x004E–0x004F OOF Detection Windows

Table 13.43. Register 0x0050 OOF on LOS Controls

Table 13.44. Register 0x0051-0x0054 Fast OOF Set Thresholds

See [3.3.3 Input OOF \(Out-of-Frequency\) Detection](#page-30-0) for more information.

Table 13.45. Register 0x0055-0x0058 Fast OOF Clear Thresholds

See [3.3.3 Input OOF \(Out-of-Frequency\) Detection](#page-30-0) for more information.

Table 13.46. Register 0x0059 Fast OOF Detection Window

Table 13.47. Register 0x005A–0x005D OOF0 Ratio for Reference

Table 13.48. Register 0x005E–0x0061 OOF1 Ratio for Reference

Table 13.49. Register 0x0062–0x0065 OOF2 Ratio for Reference

Table 13.50. Register 0x0066–0x0069 OOF3 Ratio for Reference

Table 13.51. Register 0x0092 Fast LOL Enable

Table 13.52. Register 0x0093 Fast LOL Detection Window

Table 13.53. Register 0x0095 Fast LOL Detection Value

Table 13.54. Register 0x0096 Fast LOL Set Threshold

Table 13.55. Register 0x0098 Fast LOL Clear Threshold

Table 13.56. Register 0x009A LOL Enable

See [3.3.3 Input OOF \(Out-of-Frequency\) Detection](#page-30-0) for more information.

Table 13.57. Register 0x009B-0x009C Slow LOL Detection Value

Table 13.58. Register 0x009D Slow LOL Detection Value

Table 13.59. Register 0x009E LOL Set Threshold

Table 13.60. Register 0x00A0 LOL Clear Threshold

LOL_SET_THR and LOL_CLR_THR Threshold settings:

- $0 = \pm 0.1$ ppm
- $1 = \pm 0.3$ ppm
- $2 = \pm 1$ ppm
- $3 = \pm 3$ ppm
- $4 = \pm 10$ ppm
- $5 = \pm 30$ ppm
- $6 = \pm 100$ ppm
- $7 = \pm 300$ ppm
- $8 = \pm 1000$ ppm
- $9 = \pm 3000$ ppm
- $10 = \pm 10000$ ppm
- 11 15 Reserved

Table 13.61. Register 0x00A2 LOL Timer Enable

Si5381/82 Rev. E Reference Manual • Si5382 Register Map

Extends the time after a clock returns or stabilizes before LOL de-asserts.

Table 13.62. Register 0x00A4-0x00B6 LOL Clear Delay

The LOL Clear Delay value is set by ClockBuilder Pro based on each frequency plan.

Table 13.63. Register 0x00E2 NVM Active Bank

Table 13.64. Register 0x00E3

See [2.1.2 NVM Programming.](#page-14-0)

Table 13.65. Register 0x00E4

Table 13.66. Register 0x00E5 Fastlock Extend Enable

Table 13.67. Register 0x00E6-0x00E9 FASTLOCK_EXTEND_PLLA

Table 13.68. Register 0x00EA-0x00ED FASTLOCK_EXTEND_PLLB

Table 13.69. Register 0x00FE Device Ready

Read-only byte to indicate when the device is ready to accept serial bus writes. The user can poll this byte starting at power-up. When reads from DEVICE_READY return 0x0F the user can safely read or write to all registers. Generally, this is only needed after POR, Hard Reset, or after initiating an NVM write. This "Device Ready" register is available on every page in the device at the second to the last serial address, 0xFE. For example, there is a device ready register at 0x00FE, 0x01FE, 0x02FE, 0x03FE, etc. Since this register is accessible on every page, you should not write the page register when reading DEVICE_READY.

13.2 Page 1 Registers

Table 13.70. Register 0x0102 Global Output Gating for all Clock Outputs

Table 13.71. Register 0x0103 OUT0A Output Enable and R0A Divider Configuration

Setting R0A_REG=0 will not set the divide value to divide-by-2 automatically. OUT0A_RDIV_FORCE must be also be set to a value of 1 to force R0A to divide-by-2. Note that the R0A_REG value will be ignored while OUT0A_RDIV_FORCE=1. See R0A_REG registers, 0x0247-0x0249, for more information. Note that setting OUTx_DIV2_BYP = 1, the output clock duty cycle will be set by the N output divider value.

Table 13.72. Register 0x0104 OUT0A Output Format and Configuration

Table 13.73. Register 0x0105 Output OUT0A Differential Amplitude and Common Mode

ClockBuilder Pro is used to select the correct settings for this register. See [Table 4.8 Recommended Settings for Differential LVPECL,](#page-46-0) [LVDS, HCSL, and CML on page 47](#page-46-0) and [14. Appendix—Custom Differential Amplitude Controls](#page-232-0) for details of the settings.

Table 13.74. Register 0x0106 Output OUT0A Source Selection and LVCMOS Inversion

The OUTx_MUX_SEL settings should match the corresponding OUTx_DIS_SRC selections. Note that the setting codes for OUTx_DIS_SRC and OUTx_MUX_SEL are different when selecting the same DSPLL and N-divider.

All output drivers are identical in terms of control. The single set of descriptions above for OUT0A also applies to OUT0-OUT9A:

Table 13.75. Register 0x0107 Output Disable Source DSPLL

The CLKx_DIS_SRC settings should match the corresponding OUTx_MUX_SEL selections. Note that the setting codes for OUTx_DIS_SRC and OUTx_MUX_SEL are different when selecting the same DSPLL.

Table 13.76. Output Registers Following the Same Definitions as OUT0A

Table 13.77. Register 0x013F-0x0140 Output Force Enable

Table 13.78. Register 0x0141 Output Disable Mask for LOSXAXB

See [4.7.5 Output Driver Disable Source Summary](#page-53-0) for more information.

Table 13.79. Register 0x0142 Output Disable Mask for LOL

See [4.7.5 Output Driver Disable Source Summary](#page-53-0) for more information.

Table 13.80. Register 0x0145 Output Power Down All

13.3 Page 2 Registers

Table 13.82. Register 0x020E-0x0211 P0 Divider Denominator

The P input divider values are calculated by ClockBuilder Pro for a particular frequency plan and are written into these registers. The new register values for the P divider will not take effect until the appropriate Px_UPDATE strobe is set as described below.

Note: This ratio of (Px_NUM / Px_DEN) MUST also be an integer when used with DSPLL B.

Table 13.83. Registers that Follow the P0_NUM and P0_DEN Above

Table 13.84. Register 0x0230 Px_UPDATE

The Px_UPDATE bit must be asserted to update the internal P divider numerator and denominator values. These update bits are provided in a single register so that all of the P input dividers can be changed at the same time.

Table 13.85. Register P0 Factional Division Enable

Table 13.86. Register P1 Factional Division Enable

Table 13.87. Register P2 Factional Division Enable

Table 13.88. Register P3 Factional Division Enable

Table 13.89. Register 0x0235–0x023A MXAXB Divider Numerator

Changing this register during operation may cause indefinite loss of lock unless the guidelines in Section [2.1.1 Updating Registers](#page-13-0) [During Device Operation](#page-13-0). Operation are followed. Either MXAXB_UPDATE or SOFT_RST must be set to cause these changes to take effect.

Table 13.90. Register 0x023B–0x023E MXAXB Divider Denominator

Changing this register during operation may cause indefinite loss of lock unless the guidelines in Section [2.1.1 Updating Registers](#page-13-0) [During Device Operation](#page-13-0). Operation are followed. Either MXAXB_UPDATE or SOFT_RST must be set to cause these changes to take effect.

Table 13.91. Register 0x023F MXAXB Update

Table 13.92. Register 0x0247-0x0249 R0A Divider

The final output R dividers are even-numbered dividers beginning with divide-by-2. While all other values follow the formula in the bit description above, divide-by-2 requires an extra bit to be set. For divide-by-2, also set OUT0_RDIV_FORCE=1. See the description for register bit 0x0103[2] in this register map.

The R0-R9A dividers follow the same format as the R0A divider description above.

Table 13.93. Registers that Follow the R0A_REG

Table 13.94. Register 0x026B-0x0272 User Design Identifier

Table 13.95. Register 0x0278-0x027C OPN Identifier

See [11.3 Part Numbering Summary](#page-79-0) for more information on part numbers.

Table 13.96. Registers 0x028A - 0x028D OOFx_TRG_THR_EXT Controls

Table 13.97. Registers 0x028E - 0x0291 OOFx_CLR_THR_EXT Controls

Table 13.98. Register 0x0292 OOF Stop on LOS Controls

Table 13.99. Register 0x0293 OOF Clear on LOS Controls

Table 13.100. Register 0x0294 Fastlock Extend Scale

Table 13.101. Register 0x0296 Fastlock Delay on Input Switch

Table 13.102. Register 0x0297 Fastlock Delay on Input Switch

Table 13.103. Register 0x0299 Fastlock Delay on LOL Enable

Table 13.104. Register 0x029A–0x029C Fastlock Delay on LOLA

Table 13.105. Register 0x029D–0x029F Fastlock Delay on LOLB

Table 13.106. Register 0x02A6–0x02A8 Fastlock Delay on Input Switch PLLA

Table 13.107. Register 0x02A9–0x02AB Fastlock Delay on Input Switch PLLB

Table 13.108. Register 0x02B7 LOL Delay from LOS

13.4 Page 3 Registers

Table 13.110. Register 0x0308-0x030B N0 Denominator

The N output divider values are calculated by ClockBuilder Pro for a particular frequency plan and are written into these registers. Note that this ratio of Nx_NUM / Nx_DEN should also be an integer for best performance. The N output dividers feed into the final output R dividers through the output crosspoint.

Table 13.111. Register 0x030C N0 Update

Setting this self-clearing bit to 1 latches the new N output divider register values into operation. An individual or device Soft Reset will have the same effect.

Table 13.112. Registers that Follow the N0_NUM and N0_DEN Definitions

Si5381/82 Rev. E Reference Manual • Si5382 Register Map

Table 13.113. Register 0x0338 Global N Divider Update

This bit is provided so that all of the N divider values can be changed at the same time. First, write all of the new values to Nx_NUM and Nx DEN, then set the update bit to 1.

Note: If the intent is to write to the N_UPDATE_ALL to have all Nx dividers update at the same time then make sure only bit 1 N_UPDATE_ALL bit gets set in this register.

Table 13.114. Register 0x0339 DCO FINC/FDEC Control Mask

Table 13.115. Register 0x033B-0x0340 DCO Step Size for DSPLL A

Table 13.116. Register 0x035B-0x035C N1 Delay Control

Table 13.117. Register 0x035D-0x035E N2 Delay Control

Table 13.118. Register 0x035F-0x0360 N3 Delay Control

Table 13.119. Register 0x0360-0x0361 N4 Delay Control

13.5 Page 4 Registers

Table 13.120. Register 0x0407 Input Selection for DSPLL A

This register displays the currently selected input for the DSPLL. In manual select mode, this reflects either the register value or the voltages on the IN_SEL1 and IN_SEL0 pins. In automatic switching mode, it reflects the input currently chosen by the automatic algorithm. If there are no valid input clocks in the automatic mode, this value will retain its previous value until a valid input clock is presented. Note that this value is not meaningful in Holdover or Free Run modes.

Table 13.121. Register 0x0408-0x040D DSPLL Loop Bandwidth for DSPLL A

This group of registers determines the DSPLL A loop bandwidth. In ClockBuilder Pro it is selectable from 200 Hz to 4 kHz in steps of roughly 2x each. ClockBuilder Pro will then determine the values for each of these registers. Either a full device SOFT_RST_ALL (0x001C[0]) or the BW_UPDATE_PLLA bit (reg 0x0414[0]) must be used to cause all of the BWx_PLLA, FAST_BWx_PLLA, and BWx_HO_PLLA parameters to take effect. Note that individual SOFT_RST_PLLA (0x001C[1]) does not update the bandwidth parameters.

Si5381/82 Rev. E Reference Manual • Si5382 Register Map

This group of registers determines the DSPLL Fastlock bandwidth. In ClockBuilder Pro, it is selectable from 200 Hz to 4 kHz in factors of roughly 2x each. ClockBuilder Pro will then determine the values for each of these registers. Either a full device SOFT_RST_ALL (0x001C[0]) or the BW UPDATE PLLA bit (reg 0x0414[0]) must be used to cause all of the BWx PLLA, FAST BWx PLLA, and BWx_HO_PLLA parameters to take effect. Note that individual SOFT_RST_PLLA (0x001C[1]) does not update the bandwidth parameters.

Table 13.123. Register 0x0414 DSPLL Bandwidth Update for DSPLL A

Setting this self-clearing bit high latches all of the new DSPLL A bandwidth register values into operation. Asserting this strobe will update all of the BWx_PLLA, FAST_BWx_PLLA, and BWx_HO_PLLA bandwidths at the same time. A device Soft Reset (0x001C[0]) will have the same effect, but individual DSPLL soft resets will not update these values.

Table 13.124. Register 0x0415-0x041B M Feedback Divider Numerator, 56-bits for DSPLL A

Table 13.125. Register 0x041C-0x041F M Feedback Divider Denominator, 32-bits for DSPLL A

The DSPLL M feedback divider values are calculated by ClockBuilder Pro for a particular frequency plan and are written into these registers. An Integer ratio of (M_NUM / M_DEN) will give the best phase noise performance.

Table 13.126. Register 0x0420 M Divider Update for DSPLL A

Setting this self-clearing bit high latches the new M feedback divider register values into operation. A Soft Reset will have the same effect.

Table 13.127. Register 0x0421 A M Divider Fractional Enable for DSPLL A

Table 13.128. Register 0x0422 A M Divider DSO Step Mask for DSPLL A

Table 13.129. Register 0x0423-0x0429 M Divider DCO FSTEPW for DSPLL A

Table 13.130. Register 0x042A Input Clock Select for DSPLL A

Input clock selection for manual register based and pin controlled clock selection.

Note: When IN_SEL_REGCTRL is low, IN_SEL does not do anything and the clock selection is pin controlled.

Table 13.131. Register 0x042B Fastlock Control for DSPLL A

When Fastlock is enabled by either manual or automatic means, the higher Fastlock bandwidth will be used to provide faster settling of the DSPLL. With FASTLOCK_MAN_PLLA=0 and FASTLOCK_AUTO_EN_PLLA=1, the DSPLL will automatically revert to the loop bandwidth when the loop has locked and LOL deasserts. See [1.4.1 Fastlock](#page-9-0) for more information on Fastlock behavior.

Table 13.132. Register 0x042C Holdover Exit Control for DSPLL A

Si5381/82 Rev. E Reference Manual • Si5382 Register Map

When a valid input is presented to the DSPLL while the device is in Holdover or Free Run mode, the higher Fastlock bandwidth can be enabled to provide faster DSPLL settling. When a slower response is desired, then the regular loop bandwidth may be used instead.

Table 13.133. Register 0x042E Holdover History Average Length for DSPLL A

The holdover logic averages the input frequency over a period of time whose duration is determined by the history average length. The average frequency is then used as the holdover frequency. See [2.5 Holdover Mode](#page-15-0) to calculate the window length from the register value.

The most recent input frequency perturbations can be ignored during entry into holdover. The holdover logic pushes back into the past. The amount the average window is delayed is the holdover history delay. See [2.5 Holdover Mode](#page-15-0) to calculate the ignore delay time from the register value.

Table 13.135. Register 0x0432-0x0424 Holdover Cycle Count DSPLL A

Table 13.136. Register 0x0435 Force Holdover for DSPLL A

Table 13.137. Register 0x0436 Input Clock Switching Control for DSPLL A

Table 13.138. Register 0x0437 Input Fault Masks for DSPLL A

This register is for the input clock fault masks. For each of the four clock inputs, the OOF and/or the LOS fault can be used for the clock selection logic or they can be masked from it.

Note: The clock selection logic can affect entry into Holdover.

Table 13.139. Register 0x0438-0x0439 Clock Input Priorities for DSPLL A

This register is used to assign priority to each input clock for automatic clock input switching. The available clock with the highest priority will be selected. Priority 1 is first and most likely to be selected, followed by priorities 2-4. Priority 0 prevents the clock input from being automatically selected, though it may still be manually selected. When two valid input clocks are assigned the same priority, the lowest numbered input will be selected. In other words, IN0 has priority over IN1-IN3, IN1 has priority over IN2-IN3, etc, when the priorities are the same.

Table 13.140. Register 0x043A Hitless Switching Mode DSPLL A

Table 13.141. Register 0x043B–0x044C Hitless Switching Phase Threshold DSPLL A

Table 13.142. Register 0x043D Hitless Switching Length DSPLL A

Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com 207 Rev. 1.2 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • December 8, 2021 207

Table 13.143. Register 0x043E Hitless Switching Length DSPLL A

Table 13.144. Register 0x043F DSPLL Hold Valid and Fastlock Status for DSPLL A

When the input fails or is switched and the DSPLL switches to Holdover or Free Run mode, HOLD_HIST_VALID_PLLA accumulation will stop. When a valid input clock is presented to the DSPLL, the holdover frequency history measurements will be cleared and will begin to accumulate once again.

To enable ZDM, set ZDM_EN = 1. In ZDM, the input clock source must be selected manually by using either the ZDM_IN_SEL register bits or the IN_SEL1 and IN_SEL0 device input pins. IN_SEL_REGCTRL determiens the choice of register or pin control to select the desired input clock. When register control is selected in ZDM, the ZDM_IN_SEL control bits determine the input to be used and the non-ZDM IN_SEL bits will be ignored. Note that in ZDM, the DSPLL does not use either Hitless switching or Automatic input source switching.

Table 13.146. Register 0x0488 Fine Hitless Switching PM Length for DSPLL A

Table 13.147. Register 0x0489 - 0x049A PFD Enable Delay for DSPLL A

Table 13.148. Register 0x049B Holdover Exit for DSPLL A

Table 13.149. Register 0x049C Holdover Exit Control for DSPLL A

Table 13.150. Register 0x049D-0x04A2 Holdover Exit Bandwidth for DSPLL A

This group of registers determines the DSPLL A bandwidth used when exiting Holdover Mode. In ClockBuilder Pro it is selectable from 200 Hz to 4 kHz in steps of roughly 2x each. ClockBuilder Pro will then determine the values for each of these registers. Either a full device SOFT_RST_ALL (0x001C[0]) or the BW_UPDATE_PLLA bit (reg 0x0414[0]) must be used to cause all of the BWx_PLLA, FAST_BWx_PLLA, and BWx_HO_PLLA parameters to take effect. Note that the individual SOFT_RST_PLLA (0x001C[1]) does not update these bandwidth parameters.

Table 13.151. Register 0x04A4 Hitless Switching Limit for DSPLL A

Table 13.152. Register 0x04A5 Hitless Switching Limit Action for DSPLL A

Table 13.153. Register 0x04A6 Hitless Switching Ramp Control for DSPLL A

Table 13.154. Register 0x04AC Configuration for DSPLL A

Table 13.155. Register 0x04AD - 0x04AE Configuration for DSPLL A

Table 13.156. Register 0x04B1 - 0x04B2 Configuration for DSPLL A

13.6 Page 5 Registers

Table 13.157. Register 0x0507 Input Selection for DSPLL B

This register displays the currently selected input for the DSPLL. In manual select mode, this reflects either the register value or the voltages on the IN_SEL1 and IN_SEL0 pins. In automatic switching mode, it reflects the input currently chosen by the automatic algorithm. If there are no valid input clocks in the automatic mode, this value will retain its previous value until a valid input clock is presented. Note that this value is not meaningful in Holdover or Free Run modes.

Table 13.158. Register 0x0508-0x050D DSPLL Loop Bandwidth for DSPLL B

This group of registers determines the DSPLL B loop bandwidth. In ClockBuilder Pro it is selectable from 10 Hz to 100 Hz in steps of roughly 2x each. ClockBuilder Pro will then determine the values for each of these registers. Either a full device SOFT_RST_ALL (0x001C[0]) or the BW_UPDATE_PLLB bit (reg 0x0514[0]) must be used to cause all of the BWx_PLLB, FAST_BWx_PLLB, and BWx_HO_PLLB parameters to take effect. Note that individual SOFT_RST_PLLB (0x001C[2]) does not update the bandwidth parameters.

Table 13.159. Register 0x050E-0x0513 DSPLL Fastlock Loop Bandwidth for DSPLL B

This group of registers determines the DSPLL Fastlock bandwidth. In ClockBuilder Pro, it is selectable from 10 Hz to 4 kHz in factors of roughly 2x each. ClockBuilder Pro will then determine the values for each of these registers. Either a full device SOFT_RST_ALL (0x001C[0]) or the BW_UPDATE_PLLB bit (reg 0x0514[0]) must be used to cause all of the BWx_PLLB, FAST_BWx_PLLB, and BWx_HO_PLLB parameters to take effect. Note that individual SOFT_RST_PLLB (0x001C[2]) does not update the bandwidth parameters.

Table 13.160. Register 0x0514 DSPLL Bandwidth Update for DSPLL B

Setting this self-clearing bit high latches all of the new DSPLL B bandwidth register values into operation. Asserting this strobe will update all of the BWx_PLLB, FAST_BWx_PLLB, and BWx_HO_PLLB bandwidths at the same time. A device Soft Reset (0x001C[0]) will have the same effect, but individual DSPLL soft resets will not update these values.

Table 13.161. Register 0x0515-0x051B M Feedback Divider Numerator, 56-bits for DSPLL B

Note that DSPLL B includes a divide-by-5 block in the PLL feedback path before the M divider. Register values for the DSPLL B M divider must account for this additional divider. This divider is not present in DSPLLs A, C, or D.

Table 13.162. Register 0x051C-0x051F M Feedback Divider Denominator, 32-bits for DSPLL B

The DSPLL M feedback divider values are calculated by ClockBuilder Pro for a particular frequency plan and are written into these registers. An Integer ratio of (M_NUM / M_DEN) will give the best phase noise performance.

Note: There is a divide-by-5 prescaler before the DSPLL B M divider, so if (M_NUM / M_DEN) = 100, the effective feedback divide ratio (Fvco / Fpfd) will be 500.

Table 13.163. Register 0x0520 M Divider Update for DSPLL B

Setting this self-clearing bit high latches the new M feedback divider register values into operation. A Soft Reset will have the same effect.

Table 13.164. Register 0x0521 M Divider Fractional Enable for DSPLL B

Table 13.165. Register 0x052A Input Clock Select for DSPLL B

Input clock selection for manual register based and pin controlled clock selection. Note that in ZDM, the ZDM_IN_SEL (0x0487[2:1]) input source select control bits are used and IN_SEL is ignored. In both ZDM and non-ZDM operation, IN_SEL_REGCTRL determines whether register-based or pin-based manual source selection is used.

Note: When IN_SEL_REGCTRL is low, IN_SEL does not do anything and the clock selection is pin controlled.

Table 13.166. Register 0x052B Fastlock Control for DSPLL B

When Fastlock is enabled by either manual or automatic means, the higher Fastlock bandwidth will be used to provide faster settling of the DSPLL. With FASTLOCK MAN PLLB=0 and FASTLOCK AUTO EN PLLB=1, the DSPLL will automatically revert to the loop bandwidth when the loop has locked and LOL deasserts. See [1.4.1 Fastlock](#page-9-0) for more information on Fastlock behavior.

When a valid input is presented to the DSPLL while the device is in Holdover or Free Run mode, the higher Fastlock bandwidth can be enabled to provide faster DSPLL settling. When a slower response is desired, then the regular loop bandwidth may be used instead.

Table 13.168. Register 0x052E Holdover History Average Length for DSPLL B

The holdover logic averages the input frequency over a period of time whose duration is determined by the history average length. The average frequency is then used as the holdover frequency. See [2.5 Holdover Mode](#page-15-0) to calculate the window length from the register value.

Table 13.169. Register 0x052F Holdover History Delay for DSPLL B

The most recent input frequency perturbations can be ignored during entry into holdover. The holdover logic pushes back into the past. The amount the average window is delayed is the holdover history delay. See [2.5 Holdover Mode](#page-15-0) to calculate the ignore delay time from the register value.

Table 13.171. Register 0x0535 Force Holdover for DSPLL B

Table 13.172. Register 0x0536 Input Clock Switching Control for DSPLL B

Table 13.173. Register 0x0537 Input Fault Masks for DSPLL B

This register is for the input clock fault masks. For each of the four clock inputs, the OOF and/or the LOS fault can be used for the clock selection logic or they can be masked from it.

Note: The clock selection logic can affect entry into Holdover.

Table 13.174. Register 0x0538-0x0539 Clock Input Priorities for DSPLL B

This register is used to assign priority to each input clock for automatic clock input switching. The available clock with the highest priority will be selected. Priority 1 is first and most likely to be selected, followed by priorities 2-4. Priority 0 prevents the clock input from being automatically selected, though it may still be manually selected. When two valid input clocks are assigned the same priority, the lowest numbered input will be selected. In other words, IN0 has priority over IN1-IN3, IN1 has priority over IN2-IN3, etc, when the priorities are the same.

Table 13.175. Register 0x053A Hitless Switching Mode DSPLL B

Table 13.176. Register 0x053B–0x053C Hitless Switching Phase Threshold DSPLL B

Table 13.177. Register 0x053D Hitless Switching Length DSPLL B

Table 13.178. Register 0x053E Hitless Switching Length DSPLL B

Table 13.179. Register 0x053F DSPLL Hold Valid and Fastlock Status for DSPLL B

When the input fails or is switched and the DSPLL switches to Holdover or Free Run mode, HOLD_HIST_VALID_PLLB accumulation will stop. When a valid input clock is presented to the DSPLL, the holdover frequency history measurements will be cleared and will begin to accumulate once again.

Table 13.180. Register 0x0540 Reserved Control

This register is used when making certain changes to the device. See Section [2.1.1 Updating Registers During Device Operation](#page-13-0) for more information.

Table 13.181. Register 0x0588 Fine Hitless Switching PM Length for DSPLL B

Table 13.182. Register 0x0589 - 0x059A PFD Enable Delay for DSPLL B

Table 13.183. Register 0x059B Holdover Exit for DSPLL B

Table 13.184. Register 0x059C Holdover Exit Control for DSPLL B

Table 13.185. Register 0x059D-0x05A2 Holdover Exit Bandwidth for DSPLL B

This group of registers determines the DSPLL B bandwidth used when exiting Holdover Mode. In ClockBuilder Pro it is selectable from 10 Hz to 100 Hz in steps of roughly 2x each. ClockBuilder Pro will then determine the values for each of these registers. Either a full device SOFT_RST_ALL (0x001C[0]) or the BW_UPDATE_PLLB bit (reg 0x0514[0]) must be used to cause all of the BWx_PLLB, FAST_BWx_PLLB, and BWx_HO_PLLB parameters to take effect. Note that the individual SOFT_RST_PLLB (0x001C[2]) does not update these bandwidth parameters.

Table 13.186. Register 0x05A4 Hitless Switching Limit for DSPLL B

Table 13.187. Register 0x05A5 Hitless Switching Limit Action for DSPLL B

Table 13.188. Register 0x05A6 Hitless Switching Ramp Control for DSPLL B

Table 13.189. Register 0x05AC Configuration for DSPLL B

Table 13.190. Register 0x05AD - 0x05AE Configuration for DSPLL B

Table 13.191. Register 0x05B1 - 0x05B2 Configuration for DSPLL B

13.7 Page 9 Registers

Table 13.192. Register 0x090E External XAXB Source Select

Table 13.193. Register 0x0943 Control I/O Voltage Select

The IO_VDD_SEL configuration bit selects between 1.8 V and 3.3 V digital I/O. All digital I/O pins, including the serial interface pins, are 3.3 V tolerant with either setting. The default 1.8 V setting (0x0943 = 0x0) is the safe default choice that allows writes to the device regardless of the serial interface used or the host supply voltage. When the I²C or SPI host is operating at 3.3 V and the Si5381/82 at VDD=1.8 V, the host must write IO_VDD_SEL=1 first. This will ensure that both the host and the serial interface are operating with the optimum signal thresholds.

Table 13.194. Register 0x0949 Clock Input Control and Configuration

When a clock input is disabled, it is powered down as well.

- IN0: IN_EN 0x0949[0], IN_PULSED_CMOS_EN 0x0949[4]
- IN1: IN_EN 0x0949[1], IN_PULSED_CMOS_EN 0x0949[5]
- IN2: IN_EN 0x0949[2], IN_PULSED_CMOS_EN 0x0949[6]
- IN3: IN_EN 0x0949[3], IN_PULSED_CMOS_EN 0x0949[7]

Table 13.195. Register 0x094A Input Clock Enable to DSPLL

Table 13.196. Register 0x094E–0x094F Input Clock Buffer Hysteresis

Table 13.197. Register 0x094F Input CMOS Threshold Select

13.8 Page A Registers

Table 13.198. Register 0x0A02 Enable N-divider 0.5x

Table 13.199. Register 0x0A03 Output N Divider to Output Driver

Note: In the Si5382, N0 MUST be enabled when DSPLL A is active. ClockBuilder Pro determines these values when changing settings for the device.

Table 13.200. Register 0x0A04 Output N Divider Integer Divide Mode

Note: In the Si5382, must be set to 0x0 for N0 when DSPLL A is active. Provides a small improvement in phase noise when used with integer N1- N4. ClockBuilder Pro determines these values when changing settings for the device.

Table 13.201. Register 0x0A05 Output N Divider Power Down

Note: N0 (DSPLL A) MUST be enabled when DSPLLA is active. ClockBuilder Pro determines these values when changing settings for the device.

Table 13.202. Register 0x0A14 Output N0 Divider Auto-Disable

Table 13.203. Register 0x0A1A Output N1 Divider Auto-Disable

Table 13.204. Register 0x0A20 Output N2 Divider Auto-Disable

Table 13.205. Register 0x0A26 Output N3 Divider Auto-Disable

Table 13.206. Register 0x0A2C Output N4 Divider Auto-Disable

Table 13.207. 0x0A3C N1 Dynamic Phase Adjust Step Size

Table 13.208. 0x0A3D N1 Dynamic Phase Adjust Step Size Count

Table 13.209. 0x0A3F N1 Dynamic Phase Adjust Command

Table 13.210. 0x0A40 N2 Dynamic Phase Adjust Step Size

Table 13.211. 0x0A41 N2 Dynamic Phase Adjust Step Size Count

Table 13.212. 0x0A3 N2 Dynamic Phase Adjust Command

Table 13.213. 0x0A44 N3 Dynamic Phase Adjust Step Size

Table 13.214. 0x0A45 N3 Dynamic Phase Adjust Step Size Count

Table 13.215. 0x0A47 N3 Dynamic Phase Adjust Command

Table 13.216. 0x0A48 N4 Dynamic Phase Adjust Step Size

Table 13.217. 0x0A49 N4 Dynamic Phase Adjust Step Size Count

Table 13.218. 0x0AB N4 Dynamic Phase Adjust Command

Table 13.219. 0x0A50 Static N1 IODELAY STEP

N1_IODELAY_STEP and COUNT in combination with N1_DELAY sets the Static Delay of the N1 divider. ClockBuilder Pro calculates the correct value for this register and the Count and Inc/DEC parameters. A Soft Reset of the device, SOFT_RST (0x001C[0] = 1), is required to latch in the new delay value. These values are calculated by ClockBuilder Pro.

The time delay from Nx_IODELAY is:

tDLY = Nx_IODELAY_STEP*Nx_IODELAY_COUNT*67.8 ps

Table 13.220. 0x0A51-0x0A52 Static N1 IODELAY COUNT

Table 13.221. 0x0A53 N1 IODELAY Increment and Decrement

The following tables for N2 static IODELAY control work the same as N1 static IODELAY control.

Table 13.222. 0x0A54 Static N2 IODELAY STEP

Table 13.223. 0x0A55-0x0A56 Static N2 IODELAY COUNT

Si5381/82 Rev. E Reference Manual • Si5382 Register Map

Table 13.224. 0x0A57 N2 IODELAY Static Increment and Decrement

The following tables for N3 static IODELAY control work the same as N0 static IODELAY control.

Table 13.225. 0x0A58 Static N3 IODELAY STEP

Table 13.226. 0x0A59-0x0A5A Static N3 IODELAY COUNT

Table 13.227. 0x0A5B N3 IODELAY Static Increment and Decrement

The following tables for N4 static IODELAY control work the same as N0 static IODELAY control.

Table 13.228. 0x0A5C N4 Static IODELAY STEP

Table 13.229. 0x0A5D-0x0A5E N4 Static IODELAY COUNT

Si5381/82 Rev. E Reference Manual • Si5382 Register Map

Table 13.230. 0x0A5F N4 IODELAY Static Increment and Decrement

13.9 Page B Registers

Table 13.231. Register 0x0B24 Reserved Control

This register is used when making certain changes to the device. See [2.1.1 Updating Registers During Device Operation](#page-13-0) for more information.

Table 13.232. Register 0x0B25 Reserved Control

This register is used when making certain changes to the device. See [2.1.1 Updating Registers During Device Operation](#page-13-0) for more information.

Table 13.233. Register 0x0B44 Clock Control for Fractional Dividers

Table 13.234. Register 0x0B45 LOL Clock Disables

Si5381/82 Rev. E Reference Manual • Si5382 Register Map

Table 13.235. Register 0x0B46 Loss of Signal Clock Disables

ClockBuilder Pro handles these bits when changing settings for all portions of the device.

Table 13.236. Register 0x0B47 DSPLL OOF Clock Disables

Table 13.237. Register 0x0B48 DSPLL OOF Divider Disables

Table 13.238. Register 0x0B49 Reserved Control_2

ClockBuilder Pro handles these bits when changing settings for the device.

Table 13.239. Register 0x0B4A Divider Clock Disables

ClockBuilder Pro handles these bits when changing settings for the device.

Table 13.240. Register 0x0B57-0B58 VCO Calcode

13.10 Page C Registers

Table 13.241. Register 0x0C02 Clock Validation Configuration

Table 13.242. Register 0x0C03 Clock Validation Configuration

Table 13.243. Register 0x0C07 Clock Validation Configuration

Table 13.244. Register 0x0C08 Clock Validation Configuration

14. Appendix—Custom Differential Amplitude Controls

In some customer applications, it may be desirable to have larger or smaller differential amplitudes than those produced by the standard LVPECL and LVDS settings generated by ClockBuilder Pro. For example, "CML" format is sometimes desired for an application, but CML is not a defined standard, and, hence, the input amplitude of CML signals may differ between receivers. In these cases, the following information describes how to implement non-standard differential amplitudes. All output driver settings in this Appendix must have the differential driver ac-coupled or else the signal integrity may be severely compromised.

The differential output driver has two basic modes of operation as well as variable output amplitude capability. The Normal mode has an internal impedance of 100 Ω differential, while the Low Power mode has an internal impedance of >500 Ω differential. In both cases, when properly terminated with 100 Ω differential externally, the typical amplitudes listed in the table below result. Each differential output driver can be configured for the amplitudes listed in the table below using the Format selection field on the CBPro Define Output Clocks page.

Table 14.1. Differential Output Amplitude Typical Values

Note:

1. In Low-Power mode with VDDO=1.8 V, OUTx_AMPL may not be set to 6 or 7.

2. These amplitudes are based upon 100 Ω differential termination.

For applications using a custom differential output amplitude, the common mode voltage should be selected as shown in the table below. These selections, along with the settings given in [Table 4.8 Recommended Settings for Differential LVPECL, LVDS, HCSL, and](#page-46-0) [CML on page 47,](#page-46-0) have been verified to produce good signal integrity. No other combinations of amplitude and common mode settings are allowed unless they are set by CBPro to implement LVPECL, LVDS, HCSL or High Speed Differential configurations as signal integrity may be compromised.

Also, in cases where the receiver is dc-based, either internally or through an external network, the outputs of the device must be ac-coupled. Output driver performance is not guaranteed when dc-coupled to a biased-input receiver.

Si5381/82 Rev. E Reference Manual • Appendix—Custom Differential Amplitude Controls

See also [Table 4.8 Recommended Settings for Differential LVPECL, LVDS, HCSL, and CML on page 47](#page-46-0) for additional information on the OUTx_FORMAT_OUTx_AMPL, and OUTx_CM controls.

15. Revision History

Revision 1.1

April 2021

- Updated Section [3. Clock Inputs \(IN0, IN1, IN2, IN3/FB_IN\)](#page-18-0)
- Updated Section [4.8 Static Output Skew Control \(Δt1 Δt4\)](#page-54-0)
- Added Section [4.9 Dynamic Output Skew Control.](#page-56-0)

Revision 1.0

May 2019

- Updated Section [2.1.1 Updating Registers During Device Operation](#page-13-0).
- Removed Recommend Reference Oscillators section and table.

Revision 0.9

January 2019

- Updated Section [3.3.2 XAXB Reference Clock LOSXAXB \(Loss-of-Signal\) Detection.](#page-29-0)
- Added Section .
- Added Section [9. XO and Device Circuit Layout Recommendations.](#page-71-0)

Revision 0.5

November 20, 2017

• Updated [2.1.2 NVM Programming.](#page-14-0)

Revision 0.4

September 21, 2017

• Initial release.

SKYWORKS®

ClockBuilder Pro

Customize Skyworks clock generators, jitter attenuators and network synchronizers with a single tool. With CBPro you can control evaluation boards, access documentation, request a custom part number, export for in-system programming and more!

www.skyworksinc.com/CBPro

Portfolio www.skyworksinc.com/ia/timing **SW/HW**

www.skyworksinc.com/CBPro

Quality www.skyworksinc.com/quality

Support & Resources www.skyworksinc.com/support

Copyright © 2021 Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks' Terms and Conditions of Sale.

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks' published specifications or parameters.

Skyworks, the Skyworks symbol, Sky5®, SkyOne®, SkyBlue™, Skyworks Green™, Clockbuilder®, DSPLL®, ISOmodem®, ProSLIC®, and SiPHY® are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.

